{"id":"https://openalex.org/W3091442685","doi":"https://doi.org/10.1109/iscas45731.2020.9181278","title":"An Efficient Memory Partitioning Approach for Multi-Pattern Data Access in STT-RAM","display_name":"An Efficient Memory Partitioning Approach for Multi-Pattern Data Access in STT-RAM","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091442685","doi":"https://doi.org/10.1109/iscas45731.2020.9181278","mag":"3091442685"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100341733","display_name":"Binbin Liu","orcid":"https://orcid.org/0000-0002-3458-4046"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Binbin Liu","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8535364866256714},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.6669703722000122},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.624864399433136},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.568357527256012},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.554531455039978},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.5464956760406494},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5464531183242798},{"id":"https://openalex.org/keywords/access-method","display_name":"Access method","score":0.4870801270008087},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.47993117570877075},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23014971613883972},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14650997519493103},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.140944242477417},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1253097653388977},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10075816512107849}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8535364866256714},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.6669703722000122},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.624864399433136},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.568357527256012},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.554531455039978},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5464956760406494},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5464531183242798},{"id":"https://openalex.org/C70000936","wikidata":"https://www.wikidata.org/wiki/Q4672467","display_name":"Access method","level":2,"score":0.4870801270008087},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.47993117570877075},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23014971613883972},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14650997519493103},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.140944242477417},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1253097653388977},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10075816512107849}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2085577656","https://openalex.org/W2110421595","https://openalex.org/W2143230897","https://openalex.org/W2253587711","https://openalex.org/W2293376937","https://openalex.org/W2532269050","https://openalex.org/W2624847105","https://openalex.org/W2900108828"],"related_works":["https://openalex.org/W4236038575","https://openalex.org/W3165129262","https://openalex.org/W2375427054","https://openalex.org/W4390045048","https://openalex.org/W4401176878","https://openalex.org/W1968487312","https://openalex.org/W2888733329","https://openalex.org/W1619771466","https://openalex.org/W1554452560","https://openalex.org/W2120093897"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"efficient":[4],"memory":[5,17],"partitioning":[6],"algorithm":[7,20,47],"for":[8],"multi-pattern":[9,31],"data":[10,32],"access":[11,16,33],"in":[12,34,48],"Spintransfer":[13],"torque":[14],"random":[15],"(STT-RAM).":[18],"The":[19,36],"generates":[21],"check":[22],"patterns":[23],"to":[24],"solve":[25],"read":[26],"disturbance":[27],"problem":[28],"while":[29],"ensuring":[30],"parallel.":[35],"implementation":[37],"results":[38],"imply":[39],"that":[40],"our":[41],"proposed":[42],"approach":[43],"highly":[44],"outperforms":[45],"state-of-the-art":[46],"terms":[49],"of":[50],"bank":[51],"number,":[52],"searching":[53],"time,":[54],"performance":[55],"and":[56],"storage":[57],"overhead.":[58]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}