{"id":"https://openalex.org/W3089391587","doi":"https://doi.org/10.1109/iscas45731.2020.9181185","title":"SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors","display_name":"SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089391587","doi":"https://doi.org/10.1109/iscas45731.2020.9181185","mag":"3089391587"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022866615","display_name":"Chandan Kumar Jha","orcid":"https://orcid.org/0000-0002-7237-5878"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Chandan Kumar Jha","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083253819","display_name":"Kailash Prasad","orcid":"https://orcid.org/0000-0002-4873-7728"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kailash Prasad","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053849821","display_name":"Arun Singh Tomar","orcid":null},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arun Singh Tomar","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080209114","display_name":"Joycee Mekie","orcid":"https://orcid.org/0000-0001-9646-1941"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Joycee Mekie","raw_affiliation_strings":["Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5022866615"],"corresponding_institution_ids":["https://openalex.org/I27674431"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61561218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"45","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.880398154258728},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7096939086914062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7011410593986511},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5025997161865234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46450185775756836},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4156896770000458},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4155632257461548},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4003092646598816},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37497687339782715},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3739427924156189},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22583669424057007},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10215404629707336}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.880398154258728},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7096939086914062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7011410593986511},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5025997161865234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46450185775756836},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4156896770000458},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4155632257461548},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4003092646598816},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37497687339782715},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3739427924156189},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22583669424057007},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10215404629707336},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1510808677","https://openalex.org/W1663286480","https://openalex.org/W1991735330","https://openalex.org/W2005865544","https://openalex.org/W2017819499","https://openalex.org/W2082738287","https://openalex.org/W2119299853","https://openalex.org/W2143283746","https://openalex.org/W2237415205","https://openalex.org/W2346541696","https://openalex.org/W2399535694","https://openalex.org/W2554131156","https://openalex.org/W2559460803","https://openalex.org/W2577531088","https://openalex.org/W2625483679","https://openalex.org/W2733970977","https://openalex.org/W2799036754","https://openalex.org/W2808980609","https://openalex.org/W2884822385","https://openalex.org/W2897266501","https://openalex.org/W2902994297","https://openalex.org/W2916566087","https://openalex.org/W2942566535","https://openalex.org/W2943122277","https://openalex.org/W2943422048","https://openalex.org/W2943632896","https://openalex.org/W2945036830","https://openalex.org/W2945253099","https://openalex.org/W2945727575","https://openalex.org/W2982284543","https://openalex.org/W2986165447","https://openalex.org/W3002830050","https://openalex.org/W3003708730","https://openalex.org/W3146960355","https://openalex.org/W3212618473","https://openalex.org/W4231091214","https://openalex.org/W4239085833","https://openalex.org/W4248225158","https://openalex.org/W4255177036","https://openalex.org/W6752737636","https://openalex.org/W6770272804"],"related_works":["https://openalex.org/W2019936863","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"Approximate":[0],"circuits":[1],"for":[2,56,111,161,173],"ASICs":[3],"have":[4],"gained":[5],"immense":[6],"traction":[7],"in":[8,16,26,30,53,75,156,170],"recent":[9],"years":[10],"due":[11,35],"to":[12,36,78,144],"the":[13,37,61,71,76,100,119,149,153],"benefits":[14],"obtained":[15],"both":[17,175],"energy":[18],"and":[19,134,166,177],"performance":[20],"with":[21],"little":[22],"or":[23,95],"no":[24],"loss":[25],"output":[27,159],"quality.":[28],"Approximation":[29],"FPGAs":[31,54,77],"remain":[32],"a":[33,83,91,106,136],"challenge":[34],"higher":[38],"level":[39],"of":[40,60,152,158],"granularity":[41],"at":[42],"which":[43],"logic":[44,58],"is":[45,82,122],"implemented":[46],"on":[47],"FPGAs.":[48],"The":[49],"smallest":[50],"configurable":[51,85],"blocks":[52],"used":[55,169],"implementing":[57],"consists":[59],"look":[62],"up":[63],"tables":[64],"(LUTs).":[65],"In":[66],"this":[67],"paper,":[68],"we":[69],"exploit":[70],"inherent":[72],"structures":[73],"available":[74],"implement":[79],"SEDAAF.":[80],"SEDAAF":[81,103,129,147],"runtime":[84],"approximate":[86,97,171,178],"adder":[87,114],"that":[88],"can":[89,167],"perform":[90],"one-bit":[92],"exact":[93,176],"addition":[94,98],"two-bit":[96],"using":[99],"same":[101],"hardware.":[102],"also":[104],"has":[105,135],"maximum":[107,120],"bounded":[108],"error,":[109],"i.e.":[110],"an":[112],"n-bit":[113],"if":[115],"m-bits":[116],"are":[117],"approximated":[118],"error":[121],"2":[123],"<sup":[124],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sup>":[126],"-":[127],"1.":[128],"consumes":[130],"25%":[131],"lesser":[132,138],"power":[133,139],"17%":[137],"delay":[140],"product":[141],"as":[142],"compared":[143],"existing":[145,150],"designs.":[146],"outperforms":[148],"state":[151],"art":[154],"designs":[155],"terms":[157],"quality":[160],"Sobel":[162],"edge":[163],"detection":[164],"application":[165],"be":[168],"processors":[172],"performing":[174],"additions.":[179]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}