{"id":"https://openalex.org/W3089720745","doi":"https://doi.org/10.1109/iscas45731.2020.9181162","title":"A Mixed-Variable Bayesian Optimization Approach for Analog Circuit Synthesis","display_name":"A Mixed-Variable Bayesian Optimization Approach for Analog Circuit Synthesis","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089720745","doi":"https://doi.org/10.1109/iscas45731.2020.9181162","mag":"3089720745"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076596229","display_name":"Jialin Lu","orcid":"https://orcid.org/0000-0001-7721-6852"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jialin Lu","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017568991","display_name":"Shuhan Zhang","orcid":"https://orcid.org/0000-0002-3959-8893"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuhan Zhang","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, U.S.A","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, School of Microelectronics, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11798","display_name":"Optimal Experimental Design Methods","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.636056661605835},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.536425769329071},{"id":"https://openalex.org/keywords/bayesian-optimization","display_name":"Bayesian optimization","score":0.49743273854255676},{"id":"https://openalex.org/keywords/bayesian-probability","display_name":"Bayesian probability","score":0.47080695629119873},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.441513329744339},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.42622387409210205},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.26311010122299194},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21172034740447998},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20144617557525635},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18975219130516052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12425816059112549},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09774380922317505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.636056661605835},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.536425769329071},{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.49743273854255676},{"id":"https://openalex.org/C107673813","wikidata":"https://www.wikidata.org/wiki/Q812534","display_name":"Bayesian probability","level":2,"score":0.47080695629119873},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.441513329744339},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42622387409210205},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.26311010122299194},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21172034740447998},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20144617557525635},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18975219130516052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12425816059112549},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09774380922317505},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W202805564","https://openalex.org/W1510052597","https://openalex.org/W1746819321","https://openalex.org/W1998752433","https://openalex.org/W2065183815","https://openalex.org/W2092271904","https://openalex.org/W2126105956","https://openalex.org/W2144133630","https://openalex.org/W2154237706","https://openalex.org/W2769791151","https://openalex.org/W2802235618","https://openalex.org/W2945689147","https://openalex.org/W3100083105","https://openalex.org/W4211049957","https://openalex.org/W6608206471"],"related_works":["https://openalex.org/W2155285526","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W1493881961","https://openalex.org/W1917800633","https://openalex.org/W2128579103","https://openalex.org/W2151780421","https://openalex.org/W2120079928"],"abstract_inverted_index":{"Bayesian":[0],"Optimization":[1],"(BO)":[2],"is":[3],"an":[4,51],"efficient":[5],"method":[6,54,102],"for":[7,55,78],"black-box":[8],"optimization":[9,112],"problems.":[10],"It":[11],"has":[12],"been":[13],"successfully":[14],"applied":[15],"to":[16,42,91],"the":[17,24,43,68,75,83,98,106,116],"analog":[18,56],"circuit":[19,57],"sizing":[20,58],"problem.":[21],"However,":[22,80],"all":[23],"design":[25,37,44],"variables":[26,31,38],"are":[27,39],"viewed":[28],"as":[29,74],"continuous":[30,63],"in":[32],"these":[33],"methods.":[34,119],"Actually,":[35],"many":[36],"discrete":[40,61],"due":[41],"rules.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49,81],"proposed":[50,99],"improved":[52],"BO":[53,101,118],"with":[59,110,115],"both":[60],"and":[62,87],"variables.":[64,93],"We":[65],"also":[66],"utilize":[67],"Gaussian":[69],"Process":[70],"(GP)":[71],"regression":[72],"model":[73,77],"surrogate":[76],"BO.":[79],"modified":[82],"kernel":[84],"of":[85,108],"GP":[86],"make":[88],"it":[89],"applicable":[90],"mixed":[92],"Experimental":[94],"results":[95],"demonstrated":[96],"that":[97],"mixed-variable":[100],"can":[103],"significantly":[104],"reduce":[105],"number":[107],"simulations":[109],"comparable":[111],"results,":[113],"compared":[114],"existing":[117]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}