{"id":"https://openalex.org/W3091320077","doi":"https://doi.org/10.1109/iscas45731.2020.9181136","title":"Statistical Timing Model for Subthreshold Circuit with Correlated Variation Consideration","display_name":"Statistical Timing Model for Subthreshold Circuit with Correlated Variation Consideration","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091320077","doi":"https://doi.org/10.1109/iscas45731.2020.9181136","mag":"3091320077"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089487764","display_name":"Jingjing Guo","orcid":"https://orcid.org/0000-0002-1031-9416"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingjing Guo","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046599843","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0003-2039-9031"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024569751","display_name":"Mengxiao Li","orcid":"https://orcid.org/0009-0009-4619-0165"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengxiao Li","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100320722","display_name":"Zhiyuan Liu","orcid":"https://orcid.org/0000-0002-6331-0810"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyuan Liu","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing 210096, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8222188353538513},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6945145726203918},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6876363754272461},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.645963728427887},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5785276889801025},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5756289958953857},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5452613830566406},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.46449995040893555},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4525739550590515},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4260314702987671},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.41616323590278625},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41533973813056946},{"id":"https://openalex.org/keywords/statistical-model","display_name":"Statistical model","score":0.41201531887054443},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39521533250808716},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25149938464164734},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20760825276374817},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18867731094360352},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.17395207285881042},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16886726021766663},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11513569951057434},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10919144749641418},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10638657212257385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08430874347686768}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8222188353538513},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6945145726203918},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6876363754272461},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.645963728427887},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5785276889801025},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5756289958953857},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5452613830566406},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.46449995040893555},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4525739550590515},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4260314702987671},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.41616323590278625},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41533973813056946},{"id":"https://openalex.org/C114289077","wikidata":"https://www.wikidata.org/wiki/Q3284399","display_name":"Statistical model","level":2,"score":0.41201531887054443},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39521533250808716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25149938464164734},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20760825276374817},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18867731094360352},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.17395207285881042},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16886726021766663},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11513569951057434},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10919144749641418},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10638657212257385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08430874347686768},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W750363462","https://openalex.org/W1828746609","https://openalex.org/W2004113442","https://openalex.org/W2029821054","https://openalex.org/W2030257954","https://openalex.org/W2044350388","https://openalex.org/W2066324432","https://openalex.org/W2069471336","https://openalex.org/W2070623495","https://openalex.org/W2097579177","https://openalex.org/W2140823559","https://openalex.org/W2160859600","https://openalex.org/W2604956773"],"related_works":["https://openalex.org/W4239145761","https://openalex.org/W2111372718","https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2160859600","https://openalex.org/W2141625582","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2615230521","https://openalex.org/W3144161597"],"abstract_inverted_index":{"Subthreshold":[0],"circuit":[1,64,87,178],"has":[2],"the":[3,45,57,91,126,134,137,159,165,170],"significant":[4],"advantage":[5],"in":[6,31,63,74,182],"low-power":[7],"applications":[8],"but":[9],"suffers":[10],"from":[11,100,133],"serious":[12],"variation":[13,49,52,96,99,129,181],"increase.":[14],"Traditional":[15],"EDA":[16],"tools":[17],"could":[18],"not":[19,71],"achieve":[20],"balance":[21],"between":[22,47],"accuracy":[23,197],"and":[24,50,70,97,113,119,199],"simulation":[25,189,201],"effort":[26],"for":[27,85,110,117,177],"statistical":[28,40,58,82],"timing":[29,41,83],"analysis":[30],"subthreshold":[32,86,166],"region.":[33],"Many":[34],"researches":[35],"have":[36],"been":[37],"devoted":[38],"to":[39,43,68,144],"model":[42,84,155],"reveal":[44],"relation":[46],"delay":[48,62,112,128,180],"process":[51,95,160],"with":[53,90,141,169,186,195],"physical":[54],"insight.":[55],"However,":[56],"correlation":[59],"of":[60,93,136,148,161,173],"gate":[61,111,139],"path":[65,127,179],"is":[66,88,104],"hard":[67],"capture":[69],"considered":[72],"appropriately":[73],"most":[75],"prior":[76,193],"works.":[77],"In":[78],"this":[79],"paper,":[80],"a":[81,145],"proposed":[89,154],"consideration":[92],"local":[94],"correlated":[98,138],"adjacent":[101],"gates,":[102],"which":[103,191],"established":[105],"by":[106],"deriving":[107],"variance":[108],"models":[109],"output":[114],"waveform":[115,122],"analytically":[116],"fast":[118],"slow":[120],"input":[121,142,151],"separately,":[123],"so":[124],"that":[125],"can":[130],"be":[131],"translated":[132],"accumulation":[135],"delays":[140],"slew":[143],"linear":[146],"combination":[147],"independent":[149],"step":[150],"delays.":[152],"The":[153],"was":[156],"verified":[157],"under":[158],"TSMC28nm":[162],"technology":[163],"at":[164],"supply":[167],"voltage":[168],"estimation":[171],"error":[172],"less":[174],"than":[175],"6%":[176],"benchmark":[183],"ISCAS99":[184],"compared":[185],"Monto":[187],"Carlo":[188],"results,":[190],"outperforms":[192],"works":[194],"5~10X":[196],"increase":[198],"acceptable":[200],"cost.":[202]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}