{"id":"https://openalex.org/W3091095024","doi":"https://doi.org/10.1109/iscas45731.2020.9181128","title":"Comprehensive Low Power Adiabatic Circuit Design with Resonant Power Clocking","display_name":"Comprehensive Low Power Adiabatic Circuit Design with Resonant Power Clocking","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091095024","doi":"https://doi.org/10.1109/iscas45731.2020.9181128","mag":"3091095024"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080223727","display_name":"Steven Khoa","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Khoa","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039639779","display_name":"Leo Filippini","orcid":"https://orcid.org/0000-0003-1139-4052"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leo Filippini","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038577610","display_name":"Vasil Pano","orcid":"https://orcid.org/0000-0003-3398-5769"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vasil Pano","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036685018"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51523028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"38","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.8622772693634033},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7908115983009338},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6468147039413452},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6178601384162903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5722407698631287},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.48740154504776},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47638267278671265},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.4528130888938904},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43975839018821716},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4291148781776428},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.425035297870636},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4118030071258545},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3677859306335449},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3356478810310364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2426927387714386},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.21566611528396606},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.17411509156227112},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15579646825790405},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.09469449520111084}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.8622772693634033},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7908115983009338},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6468147039413452},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6178601384162903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5722407698631287},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.48740154504776},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47638267278671265},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.4528130888938904},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43975839018821716},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4291148781776428},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.425035297870636},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4118030071258545},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3677859306335449},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3356478810310364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2426927387714386},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.21566611528396606},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.17411509156227112},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15579646825790405},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.09469449520111084},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1967578629","https://openalex.org/W2000700787","https://openalex.org/W2041721929","https://openalex.org/W2100978714","https://openalex.org/W2109879410","https://openalex.org/W2122724421","https://openalex.org/W2122984966","https://openalex.org/W2139928899","https://openalex.org/W2145222465","https://openalex.org/W2166399313","https://openalex.org/W2178610490","https://openalex.org/W2237753319","https://openalex.org/W2540160302","https://openalex.org/W2918847811","https://openalex.org/W2973406619","https://openalex.org/W4232663506","https://openalex.org/W4255150590"],"related_works":["https://openalex.org/W1535100460","https://openalex.org/W3091802476","https://openalex.org/W4386968318","https://openalex.org/W2610873304","https://openalex.org/W2524911825","https://openalex.org/W2749274223","https://openalex.org/W2308963021","https://openalex.org/W3195716372","https://openalex.org/W2031867410","https://openalex.org/W2565835957"],"abstract_inverted_index":{"In":[0,58,92],"this":[1,59],"paper,":[2],"the":[3,18,23,36,47,54,73,106,136,170],"first":[4],"comprehensive":[5,62],"methodology":[6],"is":[7,64],"presented":[8,65],"for":[9,72],"design":[10,21],"of":[11,17,145,176],"low":[12],"power":[13,37,74,132,158],"adiabatic":[14,19,33,89],"circuits":[15,80],"inclusive":[16],"core":[20],"and":[22,50,88,102,111],"power-clock":[24,122],"generation.":[25],"Prior":[26],"works":[27],"have":[28],"focused":[29],"on":[30],"either":[31],"designing":[32],"cores":[34],"or":[35],"clock":[38,75],"generation":[39,76,123],"circuit,":[40],"only.":[41],"These":[42],"non-comprehensive":[43],"views":[44],"can":[45],"misrepresent":[46],"performance":[48],"savings":[49],"fail":[51],"to":[52,113,135,161],"address":[53],"opportunities":[55],"at":[56,99,142,173],"integration.":[57],"work,":[60],"a":[61,69,143,174],"solution":[63],"that":[66],"also":[67],"features":[68],"unique":[70],"innovation":[71],"circuit":[77],"in":[78,105,153,166],"step-charged":[79],"designed":[81,168],"with":[82,169],"rotary":[83],"traveling":[84],"wave":[85],"oscillators":[86],"(RTWO)":[87],"frequency":[90,144,175],"dividers.":[91],"experimentation,":[93],"SPICE":[94],"based":[95,115],"simulations":[96],"are":[97],"performed":[98],"416":[100,146,177],"MHz":[101,104],"330":[103],"90":[107],"nm":[108],"technology":[109],"node":[110],"compared":[112,134,160],"CMOS":[114,127,151],"implementations,":[116],"as":[117,119],"well":[118],"other":[120],"known":[121],"techniques.":[124],"A":[125],"32-bit":[126,138,150,163],"adder":[128,140],"consumes":[129,155],"3.5\u00d7":[130],"more":[131,157],"when":[133,159],"proposed":[137,171],"ECRL":[139,164],"operating":[141],"MHz.":[147,178],"Furthermore,":[148],"1000":[149,162],"adders":[152,165],"parallel":[154,167],"3.4\u00d7":[156],"architecture":[172]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}