{"id":"https://openalex.org/W3090901409","doi":"https://doi.org/10.1109/iscas45731.2020.9181107","title":"Image Processing by Cellular Memcomputing Structures","display_name":"Image Processing by Cellular Memcomputing Structures","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090901409","doi":"https://doi.org/10.1109/iscas45731.2020.9181107","mag":"3090901409"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023152110","display_name":"Alon Ascoli","orcid":"https://orcid.org/0000-0003-4026-9648"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"A. Ascoli","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universität Dresden","Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universität Dresden","institution_ids":[]},{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Tetzlaff","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universität Dresden","Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universität Dresden","institution_ids":[]},{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004169838","display_name":"Ioannis Messaris","orcid":"https://orcid.org/0000-0002-4286-6553"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Messaris","raw_affiliation_strings":["Institute of Circuits and Systems, Technische Universität Dresden","Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universität Dresden","institution_ids":[]},{"raw_affiliation_string":"Institute of Circuits and Systems, Technische Universitat Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085959296","display_name":"Sanghoon Kang","orcid":"https://orcid.org/0000-0001-6557-2083"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Kang","raw_affiliation_strings":["Jack Baskin School of Engineering, University of California Santa Cruz","Jack Baskin School of Engineering, University of California Santa Cruz, Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Jack Baskin School of Engineering, University of California Santa Cruz","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Jack Baskin School of Engineering, University of California Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110714626","display_name":"L.O. Chua","orcid":null},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]},{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. O. Chua","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California","Department of Electrical Engineering and Computer Sciences, University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California","institution_ids":["https://openalex.org/I2803209242"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023152110"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43230225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9111403226852417},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.7161323428153992},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6873865723609924},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.6827231049537659},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6597471237182617},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.601858913898468},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5729314088821411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.430266797542572},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.425453245639801},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4074305593967438},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3603118658065796},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3404342234134674},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.33585652709007263},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.18010765314102173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1486269235610962}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9111403226852417},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.7161323428153992},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6873865723609924},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.6827231049537659},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6597471237182617},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.601858913898468},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5729314088821411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.430266797542572},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.425453245639801},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4074305593967438},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3603118658065796},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3404342234134674},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.33585652709007263},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.18010765314102173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1486269235610962},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1570173134","https://openalex.org/W1995314879","https://openalex.org/W2027895023","https://openalex.org/W2069717653","https://openalex.org/W2130416988","https://openalex.org/W2295422590","https://openalex.org/W2501582773","https://openalex.org/W2603064927","https://openalex.org/W2883302628","https://openalex.org/W2900178210","https://openalex.org/W2914011913","https://openalex.org/W2977266164","https://openalex.org/W2997287227","https://openalex.org/W3014291826","https://openalex.org/W4300193696","https://openalex.org/W6736339276","https://openalex.org/W6768622220"],"related_works":["https://openalex.org/W4288917018","https://openalex.org/W3021750181","https://openalex.org/W2052888871","https://openalex.org/W2582906043","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790"],"abstract_inverted_index":{"The":[0],"introduction":[1],"of":[2,8,34,42],"memcomputing":[3],"memristors":[4,35,80],"into":[5],"the":[6,16,30,37,54,67],"design":[7],"Cellular":[9],"Nonlinear":[10],"Networks":[11],"(CNNs)":[12],"allows":[13],"to":[14,22,65],"reduce":[15],"integrated":[17],"circuit":[18],"area":[19],"typically":[20],"allocated":[21],"each":[23],"processing":[24,40,84],"element":[25],"in":[26,50],"hardware":[27],"realizations.":[28],"Furthermore,":[29],"highly":[31],"nonlinear":[32],"dynamics":[33],"enriches":[36],"multivariate":[38],"signal":[39],"capabilities":[41],"these":[43],"cellular":[44],"memprocessing":[45],"structures.":[46],"This":[47],"is":[48],"demonstrated":[49],"this":[51],"paper,":[52],"where":[53],"standard":[55],"and":[56,76],"generalized":[57],"Dynamic":[58],"Route":[59],"Map":[60],"analysis":[61],"tools":[62],"are":[63],"employed":[64],"elucidate":[66],"mechanisms":[68],"by":[69],"which":[70],"a":[71],"Memristor":[72],"CNN":[73],"with":[74],"bistable-like":[75],"analog":[77],"dynamic":[78],"nonvolatile":[79],"executes":[81],"fundamental":[82],"image":[83],"operations,":[85],"respectively.":[86]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}