{"id":"https://openalex.org/W3090709159","doi":"https://doi.org/10.1109/iscas45731.2020.9181079","title":"Cryogenic Dynamic Logic","display_name":"Cryogenic Dynamic Logic","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090709159","doi":"https://doi.org/10.1109/iscas45731.2020.9181079","mag":"3090709159"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024469769","display_name":"Nurzhan Zhuldassov","orcid":"https://orcid.org/0000-0002-2852-6587"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nurzhan Zhuldassov","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024469769"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.6165,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.68109336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.6098287105560303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5925827622413635},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5385469198226929},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5273089408874512},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5192237496376038},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4633081257343292},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43196043372154236},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4315512180328369},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42602449655532837},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33545801043510437},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3328356146812439},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22811603546142578},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12461245059967041},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11872163414955139}],"concepts":[{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.6098287105560303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5925827622413635},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5385469198226929},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5273089408874512},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5192237496376038},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4633081257343292},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43196043372154236},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4315512180328369},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42602449655532837},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33545801043510437},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3328356146812439},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22811603546142578},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12461245059967041},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11872163414955139},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W156735343","https://openalex.org/W1509296212","https://openalex.org/W1537360213","https://openalex.org/W1967613419","https://openalex.org/W2024510630","https://openalex.org/W2028026910","https://openalex.org/W2029254959","https://openalex.org/W2096289047","https://openalex.org/W2128201333","https://openalex.org/W2129251523","https://openalex.org/W2129689649","https://openalex.org/W2132324656","https://openalex.org/W2154819083","https://openalex.org/W2172290817","https://openalex.org/W2493755064","https://openalex.org/W2794338547","https://openalex.org/W2795812195","https://openalex.org/W4285719527","https://openalex.org/W6630547114"],"related_works":["https://openalex.org/W2032786864","https://openalex.org/W2127151832","https://openalex.org/W2155174752","https://openalex.org/W2118487491","https://openalex.org/W2532289323","https://openalex.org/W1901504602","https://openalex.org/W4285503652","https://openalex.org/W4281385583","https://openalex.org/W2160250800","https://openalex.org/W1994123863"],"abstract_inverted_index":{"Cloud":[0],"computing":[1,13,32],"is":[2,21,27,68,113],"increasing":[3],"the":[4,44,130],"demand":[5],"for":[6,30],"large":[7],"scale,":[8],"energy":[9],"efficient,":[10],"and":[11],"fast":[12],"systems.":[14],"One":[15],"circuit":[16,93,108],"technique":[17],"satisfying":[18],"these":[19,34,48],"goals":[20],"dynamic":[22,41,61,79,106,125],"logic.":[23],"Furthermore,":[24],"since":[25],"portability":[26],"not":[28],"required":[29],"cloud":[31,142],"centers,":[33],"systems":[35],"can":[36,84,98],"support":[37],"cryogenic":[38,66,96,111],"operation.":[39],"Cryogenic":[40],"circuits":[42,63,135],"eliminate":[43],"seminal":[45],"issue":[46],"of":[47,51,60,124,132],"circuits,":[49],"loss":[50],"logic":[52,80,107,126],"state":[53,103],"due":[54],"to":[55,115],"leakage":[56],"currents.":[57],"The":[58,91,102],"operation":[59],"CMOS":[62],"operating":[64,109],"at":[65,81,100,110],"temperatures":[67,112],"discussed":[69],"in":[70,94,104],"this":[71],"paper.":[72],"For":[73],"a":[74,95,105],"160":[75],"nm":[76],"MOSFET":[77],"technology,":[78],"room":[82],"temperature":[83,97],"operate":[85,99],"as":[86,88,141],"low":[87,121],"180":[89],"kHz.":[90],"same":[92],"DC.":[101],"shown":[114],"remain":[116],"indefinitely.":[117],"This":[118],"property":[119],"makes":[120],"frequency":[122,138],"testing":[123],"more":[127],"feasible,":[128],"supporting":[129],"development":[131],"complex":[133],"VLSI":[134],"targeting":[136],"high":[137],"applications":[139],"such":[140],"computing.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}