{"id":"https://openalex.org/W3090898920","doi":"https://doi.org/10.1109/iscas45731.2020.9181075","title":"2V/3 Bias Scheme with Enhanced Dynamic Read Performances for 3-D Cross Point PCM","display_name":"2V/3 Bias Scheme with Enhanced Dynamic Read Performances for 3-D Cross Point PCM","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090898920","doi":"https://doi.org/10.1109/iscas45731.2020.9181075","mag":"3090898920"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100774255","display_name":"Yu Lei","orcid":"https://orcid.org/0000-0003-4321-0385"},"institutions":[{"id":"https://openalex.org/I4210147322","display_name":"Shanghai Institute of Microsystem and Information Technology","ror":"https://ror.org/04nytyj38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210147322"]},{"id":"https://openalex.org/I4210159281","display_name":"Shanghai Nanotechnology Promotion Center","ror":"https://ror.org/04ndcjq03","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210159281"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Lei","raw_affiliation_strings":["State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China; Shanghai Nanotechnology Promotion Center, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China; Shanghai Nanotechnology Promotion Center, Shanghai, China","institution_ids":["https://openalex.org/I4210147322","https://openalex.org/I4210159281"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100457381","display_name":"Meng Liu","orcid":"https://orcid.org/0000-0001-6450-0969"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210147322","display_name":"Shanghai Institute of Microsystem and Information Technology","ror":"https://ror.org/04nytyj38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210147322"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Meng Liu","raw_affiliation_strings":["State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China","institution_ids":["https://openalex.org/I4210147322","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366515","display_name":"Zhitang Song","orcid":"https://orcid.org/0000-0001-7859-9429"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210147322","display_name":"Shanghai Institute of Microsystem and Information Technology","ror":"https://ror.org/04nytyj38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210147322"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhitang Song","raw_affiliation_strings":["State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China","institution_ids":["https://openalex.org/I4210147322","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048847435","display_name":"Houpeng Chen","orcid":"https://orcid.org/0000-0002-5766-5746"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210147322","display_name":"Shanghai Institute of Microsystem and Information Technology","ror":"https://ror.org/04nytyj38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210147322"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Houpeng Chen","raw_affiliation_strings":["State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Micro-System and Information Technology, Chinese Academy of Sciences, Shanghai, China","institution_ids":["https://openalex.org/I4210147322","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.7467393279075623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6100415587425232},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6017770767211914},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5924685597419739},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5381994843482971},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5101854801177979},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4804393947124481},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45477980375289917},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.44915077090263367},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4482722580432892},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.43369990587234497},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4279431700706482},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30580443143844604},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23997601866722107},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19719311594963074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10767197608947754}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.7467393279075623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100415587425232},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6017770767211914},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5924685597419739},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5381994843482971},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5101854801177979},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4804393947124481},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45477980375289917},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.44915077090263367},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4482722580432892},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.43369990587234497},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4279431700706482},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30580443143844604},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23997601866722107},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19719311594963074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10767197608947754},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1184503651","https://openalex.org/W1985532277","https://openalex.org/W1999458342","https://openalex.org/W1999871211","https://openalex.org/W2433252002","https://openalex.org/W2539008933","https://openalex.org/W2582180703","https://openalex.org/W2738385580","https://openalex.org/W2794799715","https://openalex.org/W2795313161","https://openalex.org/W2802728029","https://openalex.org/W2899318630","https://openalex.org/W2912146967","https://openalex.org/W2913271617","https://openalex.org/W2914119805","https://openalex.org/W2922523972","https://openalex.org/W2942318257","https://openalex.org/W2942900949"],"related_works":["https://openalex.org/W4312903428","https://openalex.org/W2621306919","https://openalex.org/W2032785938","https://openalex.org/W1966944787","https://openalex.org/W3185106882","https://openalex.org/W1980301972","https://openalex.org/W2761437135","https://openalex.org/W2086074825","https://openalex.org/W2025338515","https://openalex.org/W2108763968"],"abstract_inverted_index":{"For":[0],"the":[1,45,65,90],"first":[2],"time,":[3,120],"dynamic":[4,22,27],"read":[5,55,62,79,112,126,137,163],"performances":[6,28],"of":[7,17,41,86,110],"1-selector-1-resistor":[8],"(1S1R)":[9],"memory":[10],"arrays":[11],"are":[12,128,139],"enhanced":[13],"by":[14],"rational":[15],"design":[16],"bias":[18,32,68,80,133],"schemes.":[19,134],"We":[20],"use":[21],"analyses":[23],"to":[24,50,96,141],"assess":[25],"chip":[26],"with":[29,72,82,131],"circuits,":[30],"arrays,":[31],"schemes,":[33],"and":[34,58,102,107,121,158],"device":[35],"parameters.":[36],"The":[37,148],"high":[38,60],"voltage":[39,84],"variation":[40,85],"half-selected":[42,87],"cells":[43,88],"on":[44,89],"bit":[46,91,162],"line":[47,92],"is":[48,168],"found":[49],"result":[51],"in":[52,64,105,118,125,155,164],"a":[53,59,77,99,115,122,145,160,165],"long":[54],"access":[56],"time":[57],"peak":[61],"current,":[63,113],"conventional":[66,132],"V/2":[67,95],"scheme.":[69],"To":[70],"deal":[71],"this":[73],"problem,":[74],"we":[75],"propose":[76],"2V/3":[78],"scheme":[81,150],"its":[83],"decreased":[93],"from":[94],"V/3.":[97],"As":[98],"result,":[100],"41.7%":[101],"28.74%":[103],"reduction":[104,117],"maximum":[106],"stable":[108],"values":[109],"reset":[111],"respectively,":[114],"29.04%":[116],"sensing":[119,146],"37.24%":[123],"increase":[124],"margin":[127],"achieved,":[129],"compared":[130],"In":[135],"addition,":[136],"errors":[138],"reduced":[140],"zero":[142],"significantly":[143],"for":[144,170],"circuit.":[147],"proposed":[149],"also":[151],"avoids":[152],"excessive":[153],"leakage":[154],"unselected":[156],"devices":[157],"supports":[159],"single":[161],"subarray,":[166],"which":[167],"suitable":[169],"3-D":[171],"memory.":[172]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}