{"id":"https://openalex.org/W3091152224","doi":"https://doi.org/10.1109/iscas45731.2020.9181072","title":"High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay","display_name":"High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091152224","doi":"https://doi.org/10.1109/iscas45731.2020.9181072","mag":"3091152224"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://wrap.warwick.ac.uk/132228/7/WRAP-high-throughput-accelerator-framework-linear-Fahmy-2020.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083911874","display_name":"Xiangwei Li","orcid":"https://orcid.org/0000-0002-1963-6354"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Xiangwei Li","raw_affiliation_strings":["School of Electrical and Information Engineering, The University of Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, The University of Sydney, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084541921","display_name":"Kizheppatt Vipin","orcid":"https://orcid.org/0000-0002-1013-7727"},"institutions":[{"id":"https://openalex.org/I60559429","display_name":"Nazarbayev University","ror":"https://ror.org/052bx8q98","country_code":"KZ","type":"education","lineage":["https://openalex.org/I60559429"]}],"countries":["KZ"],"is_corresponding":false,"raw_author_name":"Kizheppatt Vipin","raw_affiliation_strings":["School of Engineering and Digital Sciences, Nazarbayev University, Kazakhstan"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Digital Sciences, Nazarbayev University, Kazakhstan","institution_ids":["https://openalex.org/I60559429"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059218594","display_name":"Douglas L. Maskell","orcid":"https://orcid.org/0000-0002-6588-4762"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Douglas L. Maskell","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I39555362","display_name":"University of Warwick","ror":"https://ror.org/01a77tt86","country_code":"GB","type":"education","lineage":["https://openalex.org/I39555362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Engineering, University of Warwick, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Warwick, United Kingdom","institution_ids":["https://openalex.org/I39555362"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076243389","display_name":"Abhishek Kumar Jain","orcid":"https://orcid.org/0000-0003-3797-029X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhishek Kumar Jain","raw_affiliation_strings":["Xilinx Inc., United States"],"affiliations":[{"raw_affiliation_string":"Xilinx Inc., United States","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5083911874"],"corresponding_institution_ids":["https://openalex.org/I129604602"],"apc_list":null,"apc_paid":null,"fwci":0.937,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73592398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.8953496217727661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8058733940124512},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.651387095451355},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6251062750816345},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5426817536354065},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5405977368354797},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5393348336219788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5130676031112671},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5102226734161377},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.397381067276001},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3690623641014099},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3302220404148102}],"concepts":[{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.8953496217727661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8058733940124512},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.651387095451355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6251062750816345},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5426817536354065},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5405977368354797},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5393348336219788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5130676031112671},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5102226734161377},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.397381067276001},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3690623641014099},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3302220404148102},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:132228","is_oa":true,"landing_page_url":null,"pdf_url":"http://wrap.warwick.ac.uk/132228/7/WRAP-high-throughput-accelerator-framework-linear-Fahmy-2020.pdf","source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Item"}],"best_oa_location":{"id":"pmh:oai:wrap.warwick.ac.uk:132228","is_oa":true,"landing_page_url":null,"pdf_url":"http://wrap.warwick.ac.uk/132228/7/WRAP-high-throughput-accelerator-framework-linear-Fahmy-2020.pdf","source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Item"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3091152224.pdf","grobid_xml":"https://content.openalex.org/works/W3091152224.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1969816685","https://openalex.org/W1978078023","https://openalex.org/W2022497217","https://openalex.org/W2035075845","https://openalex.org/W2037748535","https://openalex.org/W2054951389","https://openalex.org/W2108166792","https://openalex.org/W2125703639","https://openalex.org/W2157758640","https://openalex.org/W2161160837","https://openalex.org/W2279391168","https://openalex.org/W2287602312","https://openalex.org/W2296385998","https://openalex.org/W2418145342","https://openalex.org/W2516125595","https://openalex.org/W2741661236","https://openalex.org/W2766677151","https://openalex.org/W2775414535","https://openalex.org/W2808484818","https://openalex.org/W2950765666","https://openalex.org/W2963420063","https://openalex.org/W3141697670","https://openalex.org/W3143608323","https://openalex.org/W4241765343","https://openalex.org/W6644695586","https://openalex.org/W6696175174"],"related_works":["https://openalex.org/W595346907","https://openalex.org/W153296825","https://openalex.org/W598989511","https://openalex.org/W2258948885","https://openalex.org/W2078379271","https://openalex.org/W2043460294","https://openalex.org/W2001568286","https://openalex.org/W2001823884","https://openalex.org/W4210712718","https://openalex.org/W1905398909"],"abstract_inverted_index":{"Coarse-grained":[0],"FPGA":[1,51],"overlays":[2,16],"improve":[3],"design":[4],"productivity":[5],"through":[6],"software-like":[7],"programmability":[8],"and":[9,24,70],"fast":[10],"compilation.":[11],"However,":[12],"the":[13,46,72],"effectiveness":[14],"of":[15,42,48],"as":[17],"accelerators":[18],"is":[19],"dependent":[20],"on":[21],"suitable":[22],"interface":[23],"programming":[25,80],"integration":[26,47,63],"into":[27],"a":[28,49,54,78],"typically":[29],"processor-based":[30],"computing":[31],"system,":[32],"an":[33,84],"aspect":[34],"which":[35],"has":[36],"often":[37],"been":[38],"neglected":[39],"in":[40],"evaluations":[41],"overlays.":[43],"We":[44,59,75],"explore":[45],"time-multiplexed":[50],"overlay":[52,85],"over":[53],"server-class":[55],"PCI":[56],"Express":[57],"interface.":[58],"show":[60],"how":[61],"this":[62],"can":[64],"be":[65],"optimised":[66],"to":[67],"maximise":[68],"performance,":[69],"evaluate":[71],"area":[73],"overhead.":[74],"also":[76],"propose":[77],"user-friendly":[79],"model":[81],"for":[82],"such":[83],"accelerator":[86],"system.":[87]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}