{"id":"https://openalex.org/W3090416062","doi":"https://doi.org/10.1109/iscas45731.2020.9181068","title":"Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM","display_name":"Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090416062","doi":"https://doi.org/10.1109/iscas45731.2020.9181068","mag":"3090416062"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013290812","display_name":"Khalid Al-Hawaj","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khalid Al-Hawaj","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007630373","display_name":"Olalekan Afuye","orcid":"https://orcid.org/0000-0001-7244-7037"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olalekan Afuye","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072040326","display_name":"Shady Agwa","orcid":"https://orcid.org/0000-0002-6678-6283"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shady Agwa","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054944871","display_name":"Alyssa Apsel","orcid":"https://orcid.org/0000-0001-9199-2292"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alyssa Apsel","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Batten","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.0685,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91872095,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7408454418182373},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5226997137069702},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5223737359046936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48060959577560425},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4688214957714081},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4301798343658447},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.4271148145198822},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41685205698013306},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23372840881347656},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13373616337776184},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0627899169921875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7408454418182373},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5226997137069702},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5223737359046936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48060959577560425},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4688214957714081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4301798343658447},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.4271148145198822},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41685205698013306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23372840881347656},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13373616337776184},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0627899169921875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1545405835","https://openalex.org/W1975237352","https://openalex.org/W1990433043","https://openalex.org/W2013435193","https://openalex.org/W2082525374","https://openalex.org/W2086112773","https://openalex.org/W2092324191","https://openalex.org/W2112980698","https://openalex.org/W2141443190","https://openalex.org/W2170257519","https://openalex.org/W2331783522","https://openalex.org/W2518511512","https://openalex.org/W2537294823","https://openalex.org/W2537959404","https://openalex.org/W2613264175","https://openalex.org/W2613569094","https://openalex.org/W2620838383","https://openalex.org/W2743834391","https://openalex.org/W2801000640","https://openalex.org/W2920866490","https://openalex.org/W2950138172","https://openalex.org/W3123542955","https://openalex.org/W4251693568","https://openalex.org/W6653816051"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2374315191","https://openalex.org/W2391207559","https://openalex.org/W2384715785","https://openalex.org/W2349624418","https://openalex.org/W2064459023","https://openalex.org/W2384611437","https://openalex.org/W2347873412"],"abstract_inverted_index":{"Vector":[0],"accelerators":[1],"can":[2,87],"efficiently":[3],"execute":[4,73,89],"regular":[5],"data-parallel":[6],"workloads,":[7],"but":[8,69,86],"they":[9],"require":[10],"expensive":[11],"multi-ported":[12],"register":[13],"files":[14],"to":[15,38,72,101,132,141],"feed":[16],"large":[17],"vector":[18,30],"ALUs.":[19],"Recent":[20],"work":[21,33,100],"on":[22],"in-situ":[23,40,110],"processing-in-SRAM":[24],"shows":[25],"promise":[26],"in":[27,77,93],"enabling":[28],"area-efficient":[29],"acceleration.":[31],"This":[32,95],"explores":[34],"two":[35,54],"different":[36,58],"approaches":[37,55,117],"leveraging":[39],"processing-in-SRAM:":[41],"BS-VRAM,":[42],"which":[43,49],"uses":[44,50],"bit-serial":[45,107],"execution,":[46],"and":[47],"BP-VRAM,":[48,133],"bit-parallel":[51,109],"execution.":[52],"The":[53],"have":[56,118],"very":[57],"latency":[59,137],"vs.":[60,108],"throughput":[61,128],"trade-offs.":[62],"BS-VRAM":[63,126],"requires":[64,81],"more":[65],"cycles":[66,83],"per":[67,84],"operation,":[68,85],"is":[70,97],"able":[71],"thousands":[74],"of":[75,91,106],"operations":[76,92],"parallel,":[78],"while":[79,134],"BP-VRAM":[80,135],"fewer":[82],"only":[88],"hundreds":[90],"parallel.":[94],"paper":[96],"the":[98],"first":[99],"perform":[102],"a":[103],"rigorous":[104],"evaluation":[105],"processing-in-SRAM.":[111],"Our":[112],"results":[113],"show":[114],"that":[115],"both":[116],"similar":[119],"area":[120],"overheads.":[121],"For":[122],"32-bit":[123],"arithmetic":[124],"operations,":[125],"improves":[127,136],"by":[129,138],"1.3-5.0\u00d7":[130],"compared":[131,140],"3.0-23.0\u00d7":[139],"BS-VRAM.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}