{"id":"https://openalex.org/W3090521109","doi":"https://doi.org/10.1109/iscas45731.2020.9180997","title":"GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI","display_name":"GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090521109","doi":"https://doi.org/10.1109/iscas45731.2020.9180997","mag":"3090521109"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/290102","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078908633","display_name":"Andrea Bonetti","orcid":"https://orcid.org/0000-0002-0135-5095"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andrea Bonetti","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL) of the Institute of Electrical Engineering, EPFL, Lausanne, VD, 1015 Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Emerging Nanoscaled Integrated Circuits and Systems, (EnICS) Labs, Faculty of Engineering, Bar-Ilan, University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Emerging Nanoscaled Integrated Circuits and Systems, (EnICS) Labs, Faculty of Engineering, Bar-Ilan, University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034618529"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51489855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6961644887924194},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6616278886795044},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5484066009521484},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5162749290466309},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4937985837459564},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4755104184150696},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.46887731552124023},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3264962136745453},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31338363885879517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2714787721633911},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21542230248451233},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14984819293022156},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.1448960304260254}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6961644887924194},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6616278886795044},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5484066009521484},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5162749290466309},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4937985837459564},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4755104184150696},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.46887731552124023},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3264962136745453},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31338363885879517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2714787721633911},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21542230248451233},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14984819293022156},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.1448960304260254}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:290102","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/290102","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/290102","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:290102","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/290102","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/290102","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W2104300577","https://openalex.org/W4206445530","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4392590355","https://openalex.org/W2042526628"],"abstract_inverted_index":{"Gain-cell":[0],"embedded":[1],"DRAM":[2],"(GC-eDRAM)":[3],"is":[4,34,63,107],"an":[5],"attractive":[6],"alternative":[7],"to":[8,12,29,37,66,90,109,114,121,168],"conventional":[9,170],"SRAM":[10],"due":[11,36],"its":[13,21],"high-density,":[14],"low-leakage,":[15],"and":[16,48,136,157,164],"inherent":[17],"two-ported":[18],"functionality.":[19],"However,":[20],"dynamic":[22],"storage":[23],"mechanism":[24,113],"requires":[25],"power-hungry":[26],"refresh":[27],"cycles":[28],"maintain":[30],"data.":[31],"This":[32],"problem":[33],"aggravated":[35],"the":[38,68,74,84,92,96,115,149],"impact":[39],"of":[40,73,87,95,148],"Process-Voltage-Temperature":[41],"(PVT)":[42],"variations":[43,166],"at":[44],"deeply-scaled":[45],"technology":[46,89],"nodes":[47],"low":[49],"voltages.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"present":[55],"a":[56,111,169],"GC-eDRAM":[57,82,130],"with":[58,131],"body-bias":[59,133],"compensated":[60,134],"readout,":[61],"which":[62],"dynamically":[64],"configured":[65],"extend":[67],"data":[69],"retention":[70],"time":[71],"(DRT)":[72],"memory":[75,173],"under":[76,99,162],"varying":[77],"operating":[78],"conditions.":[79],"The":[80],"proposed":[81],"exploits":[83],"body-biasing":[85],"capabilities":[86],"FD-SOI":[88,144],"adjust":[91],"switching":[93],"threshold":[94],"sense":[97,105],"inverter":[98,106],"PVT":[100,163],"variations.":[101],"An":[102,127],"additional,":[103],"unbiased,":[104],"added":[108],"provide":[110],"dual-sampling":[112],"readout":[116,135],"path,":[117],"enabling":[118],"error":[119,137],"detection":[120,138],"further":[122],"reduce":[123],"design":[124],"guard":[125,171],"bands.":[126],"8":[128],"kb":[129],"integrated":[132],"was":[139],"implemented":[140],"in":[141],"28":[142],"nm":[143],"technology.":[145],"Silicon":[146],"measurements":[147],"manufactured":[150],"array":[151],"demonstrate":[152],"up-to":[153,158],"75%":[154],"DRT":[155],"improvement":[156],"86%":[159],"energy":[160],"savings":[161],"frequency":[165],"compared":[167],"banded":[172],"design.":[174]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}