{"id":"https://openalex.org/W3091254680","doi":"https://doi.org/10.1109/iscas45731.2020.9180943","title":"A Speed-Enhanced Asynchronous SAR Control Logic Based on Two-Phase Handshake Architecture","display_name":"A Speed-Enhanced Asynchronous SAR Control Logic Based on Two-Phase Handshake Architecture","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091254680","doi":"https://doi.org/10.1109/iscas45731.2020.9180943","mag":"3091254680"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031386440","display_name":"Cerin Ninan Kunnatharayil","orcid":null},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cerin Ninan Kunnatharayil","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083025649","display_name":"Shahbaz Abbasi","orcid":"https://orcid.org/0000-0001-7997-1253"},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahbaz Abbasi","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066962694","display_name":"\u00d6mer Ceylan","orcid":"https://orcid.org/0000-0003-0611-3607"},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Omer Ceylan","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030608038","display_name":"Volkan Arslan","orcid":"https://orcid.org/0000-0003-1999-1484"},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Volkan Arslan","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020730324","display_name":"Timur Zirtiloglu","orcid":"https://orcid.org/0000-0003-0991-9729"},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timur Zirtiloglu","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080101821","display_name":"Ya\u015far G\u00fcrb\u00fcz","orcid":"https://orcid.org/0000-0002-3495-9047"},"institutions":[{"id":"https://openalex.org/I3132238960","display_name":"Institute of Electrical and Electronics Engineers","ror":"https://ror.org/01n002310","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yasar Gurbuz","raw_affiliation_strings":["IEEE, NJ, USA"],"affiliations":[{"raw_affiliation_string":"IEEE, NJ, USA","institution_ids":["https://openalex.org/I3132238960"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5031386440"],"corresponding_institution_ids":["https://openalex.org/I3132238960"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10518721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5790901184082031},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.5541585087776184},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5466811656951904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5394656658172607},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5310414433479309},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4775027632713318},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.43237584829330444},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42634376883506775},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4051308333873749},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3114326000213623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2551572918891907},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.249863862991333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21682292222976685},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.1814877986907959},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10616672039031982}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5790901184082031},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.5541585087776184},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5466811656951904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5394656658172607},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5310414433479309},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4775027632713318},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.43237584829330444},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42634376883506775},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4051308333873749},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3114326000213623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2551572918891907},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.249863862991333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21682292222976685},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1814877986907959},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10616672039031982},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1549382382","https://openalex.org/W1979509961","https://openalex.org/W1999118881","https://openalex.org/W2058171045","https://openalex.org/W2337690340","https://openalex.org/W2626971630","https://openalex.org/W2760672169","https://openalex.org/W2852208393","https://openalex.org/W2908863539","https://openalex.org/W2966124301","https://openalex.org/W6630822626","https://openalex.org/W6632827596","https://openalex.org/W6757360815"],"related_works":["https://openalex.org/W2906373115","https://openalex.org/W2744979315","https://openalex.org/W1991539879","https://openalex.org/W1979366174","https://openalex.org/W2263254104","https://openalex.org/W2104799165","https://openalex.org/W2600658117","https://openalex.org/W2161167665","https://openalex.org/W1937004293","https://openalex.org/W2094590132"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,26,39,54],"speed-enhanced":[4],"asynchronous":[5],"SAR":[6,48,104,120],"control":[7,16,49,94,105],"logic,":[8],"based":[9,37],"on":[10,38,78],"two-phase":[12,40],"handshake":[13,41],"architecture.":[14],"The":[15,33,47,99,114,144],"logic":[17,20,23,28,50,95,106],"comprises":[18],"of":[19,89,125,141],"cells.":[21],"Each":[22],"cell":[24],"employs":[25],"static":[27],"gate":[29],"and":[30,128,147,151,156],"an":[31,123,138],"SRAM-latch.":[32],"interaction":[34],"between":[35],"them,":[36],"architecture,":[42],"supports":[43],"high-speed":[44],"output":[45],"change.":[46],"is":[51,96,107],"implemented":[52],"in":[53,71],"6b":[55],"V":[56,112],"<sub":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">cm</sub>":[59],"-based":[60],"successive":[61],"approximation":[62],"register":[63],"(SAR)":[64],"analog-to-digital":[65],"converter":[66],"(ADC)":[67],"with":[68,110,137],"1b":[69],"redundancy":[70],"90":[72],"nm":[73],"bulk":[74],"CMOS":[75],"process.":[76],"Based":[77],"the":[79,83,92,103,119],"post-layout":[80,115],"simulation":[81,116],"result,":[82],"propagation":[84],"delay":[85],"for":[86,118],"one":[87],"bit":[88],"conversion":[90],"by":[91,102],"proposed":[93],"0.24":[97,157],"ns.":[98],"power":[100],"consumed":[101],"0.99":[108],"mW":[109],"1.2":[111],"supply.":[113],"results":[117],"ADC":[121],"show":[122],"SNDR/SFDR":[124],"36.2":[126],"dB":[127],"44.13":[129],"dB,":[130],"respectively":[131],"at":[132],"500":[133],"kS/s":[134],"sampling":[135],"rate":[136],"input":[139],"frequency":[140],"54.68":[142],"kHz.":[143],"simulated":[145],"differential":[146],"integral":[148],"non-linearity":[149],"(INL":[150],"DNL)":[152],"are":[153],"0.38":[154],"LSB":[155],"LSB,":[158],"respectively.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}