{"id":"https://openalex.org/W3089753197","doi":"https://doi.org/10.1109/iscas45731.2020.9180874","title":"Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars","display_name":"Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089753197","doi":"https://doi.org/10.1109/iscas45731.2020.9180874","mag":"3089753197"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016783431","display_name":"Saman Froehlich","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saman Froehlich","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH and Group of Computer Architecture, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.7157,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62534936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7439815402030945},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.668832540512085},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6486415266990662},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5607173442840576},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.501692533493042},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4937032163143158},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4699100852012634},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.45098787546157837},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44867515563964844},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44006362557411194},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4390198290348053},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4282247722148895},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.418820858001709},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41699185967445374},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3575563430786133},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1107771098613739},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10612401366233826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09648880362510681}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7439815402030945},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.668832540512085},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6486415266990662},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5607173442840576},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.501692533493042},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4937032163143158},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4699100852012634},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.45098787546157837},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44867515563964844},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44006362557411194},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4390198290348053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4282247722148895},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.418820858001709},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41699185967445374},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3575563430786133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1107771098613739},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10612401366233826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09648880362510681},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1988290377","https://openalex.org/W1999890536","https://openalex.org/W2045009304","https://openalex.org/W2102128707","https://openalex.org/W2345622364","https://openalex.org/W2546945562","https://openalex.org/W2588664667","https://openalex.org/W2613817144","https://openalex.org/W2733485676","https://openalex.org/W2750945255","https://openalex.org/W2798972211","https://openalex.org/W2806638311","https://openalex.org/W2912764846","https://openalex.org/W2945841959","https://openalex.org/W2946103847","https://openalex.org/W3022163718","https://openalex.org/W4247892942","https://openalex.org/W4249697915","https://openalex.org/W6647363498","https://openalex.org/W6704402733"],"related_works":["https://openalex.org/W2133001125","https://openalex.org/W2372262240","https://openalex.org/W1494292626","https://openalex.org/W1936629927","https://openalex.org/W2398314147","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W4247028637","https://openalex.org/W1532891187","https://openalex.org/W2088006178"],"abstract_inverted_index":{"Resistive":[0],"random":[1],"access":[2],"memory":[3,8],"(RRAM)":[4],"is":[5,23,42,104],"a":[6,70,94,101],"nonvolatile":[7],"technology":[9],"which":[10,41,106],"allows":[11,137],"to":[12,35,115,144,153,162],"perform":[13,36],"computations":[14],"in":[15,146,155],"both":[16],"digital":[17],"and":[18,108,151],"analog":[19,25,50],"circuits.":[20],"Multiply-Accumulate":[21],"(MAC)":[22],"an":[24,139],"column-based":[26],"operation":[27],"enabled":[28,85],"on":[29,74],"RRAM":[30,54],"crossbars":[31],"providing":[32],"high":[33],"efficiency":[34,117],"complex":[37],"matrix":[38],"vector":[39],"multiplications,":[40],"attractive":[43],"for":[44,61,138],"neural":[45],"network":[46],"accelerators.":[47],"However,":[48],"the":[49,128,147,156,175],"computational":[51],"capability":[52],"of":[53,97,118,125,142,149,158,177],"devices":[55,160],"has":[56],"not":[57],"been":[58],"yet":[59],"utilized":[60],"logic":[62,120],"synthesis.":[63],"In":[64,127],"this":[65],"paper,":[66],"we":[67,130,171],"show":[68,131],"how":[69],"synthesis":[71,135],"approach":[72,90,136],"based":[73],"binary":[75],"decision":[76],"diagrams":[77],"(BDD)":[78],"can":[79,172],"efficiently":[80],"exploit":[81],"efficient":[82],"MAC":[83],"computation":[84],"by":[86],"RRAM.":[87],"The":[88],"proposed":[89,134],"highly":[91],"benefits":[92],"from":[93],"symmetric":[95],"structure":[96],"Boolean":[98],"functions.":[99],"Therefore,":[100],"design":[102],"methodology":[103],"presented":[105],"optimizes":[107],"approximates":[109],"BDDs":[110],"under":[111,122],"provided":[112],"error":[113],"thresholds":[114],"maximize":[116],"synthesized":[119],"circuits":[121],"negligible":[123],"loss":[124],"accuracy.":[126],"experiments,":[129],"that":[132],"our":[133],"average":[140],"reduction":[141],"up":[143,152],"47%":[145],"number":[148,157,176],"operations":[150],"66%":[154],"required":[159,178],"compared":[161],"state-of-the":[163],"art":[164],"methods,":[165],"even":[166],"without":[167],"approximation.":[168],"Using":[169],"approximation,":[170],"further":[173],"reduce":[174],"devices.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}