{"id":"https://openalex.org/W3090789579","doi":"https://doi.org/10.1109/iscas45731.2020.9180763","title":"Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators","display_name":"Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090789579","doi":"https://doi.org/10.1109/iscas45731.2020.9180763","mag":"3090789579"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083443399","display_name":"Raviteja Theertham","orcid":"https://orcid.org/0000-0003-1131-4972"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raviteja Theertham","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras","Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056930703","display_name":"Shanthi Pavan","orcid":"https://orcid.org/0000-0002-6938-8491"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shanthi Pavan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras","Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9864000082015991,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.944100022315979,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7646656632423401},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6965214014053345},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.5942091345787048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5719786286354065},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5678310394287109},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5319578647613525},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5081033706665039},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5020754337310791},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46946942806243896},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4269316494464874},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4169095456600189},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2841649651527405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1978456974029541},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16911178827285767},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.1550956666469574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09202170372009277},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.07896465063095093}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7646656632423401},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6965214014053345},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.5942091345787048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5719786286354065},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5678310394287109},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5319578647613525},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5081033706665039},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5020754337310791},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46946942806243896},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4269316494464874},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4169095456600189},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2841649651527405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1978456974029541},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16911178827285767},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.1550956666469574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09202170372009277},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.07896465063095093},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2163053851","https://openalex.org/W2157118673","https://openalex.org/W2156707072","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W2097407725","https://openalex.org/W2548491887","https://openalex.org/W1976391040","https://openalex.org/W2913428688","https://openalex.org/W3097708393"],"abstract_inverted_index":{"Chopping":[0],"is":[1],"an":[2,63],"efficient":[3],"way":[4],"of":[5,9,22,53,76,96,116,129],"mitigating":[6],"the":[7,20,27,54,59,94,114,122,127,130],"effect":[8],"flicker":[10],"noise":[11,25,78],"in":[12,36,79],"continuous-time":[13],"delta-sigma":[14],"modulators":[15],"(CTDSM).":[16],"Unfortunately,":[17],"chopping":[18,60,125],"causes":[19],"demodulation":[21],"shaped":[23,77],"quantization":[24],"into":[26],"signal":[28],"band.":[29],"Prior":[30],"works":[31,47],"have":[32],"analyzed":[33],"noise-folding":[34],"effects":[35,123],"chopped":[37,81],"integrators":[38],"that":[39,83,108,145],"use":[40,48],"single-stage":[41],"and":[42,62,90,142],"two-stage":[43],"feedforward-compensated":[44],"OTAs.":[45],"These":[46],"restrictive":[49],"assumptions,":[50],"like":[51],"settling":[52],"OTA":[55],"internal":[56],"nodes":[57],"at":[58],"instants,":[61],"NRZ":[64],"feedback":[65],"DAC":[66,88],"waveform.":[67],"This":[68],"work":[69],"gives":[70],"a":[71,80,104],"general":[72],"model":[73],"for":[74],"aliasing":[75],"integrator":[82],"incorporates":[84],"arbitrary":[85,87],"OTAs,":[86],"pulse-shapes,":[89],"incomplete":[91],"settling.":[92],"Using":[93],"theory":[95,148],"linear":[97],"periodically":[98],"time-varying":[99],"(LPTV)":[100],"systems,":[101],"we":[102],"derive":[103],"simple":[105],"simulation":[106],"test-bench":[107],"can":[109,132],"be":[110,133],"used":[111],"to":[112,120],"estimate":[113],"parameters":[115],"our":[117,147],"model.":[118],"Thanks":[119],"this,":[121],"on":[124,126],"performance":[128],"modulator":[131],"rapidly":[134],"estimated":[135],"without":[136],"running":[137],"long":[138],"transient":[139],"simulations.":[140],"Simulation":[141],"experimental":[143],"results":[144],"support":[146],"are":[149],"given.":[150]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}