{"id":"https://openalex.org/W3089784765","doi":"https://doi.org/10.1109/iscas45731.2020.9180711","title":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","display_name":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089784765","doi":"https://doi.org/10.1109/iscas45731.2020.9180711","mag":"3089784765"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101859565","display_name":"Christopher Williams","orcid":"https://orcid.org/0000-0002-3910-7070"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Christopher Williams","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079729373","display_name":"Diaaeldin Abdelrahman","orcid":"https://orcid.org/0000-0003-2179-2062"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Diaaeldin Abdelrahman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002217587","display_name":"Xiangdong Jia","orcid":"https://orcid.org/0000-0002-7331-7813"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Xiangdong Jia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035572818","display_name":"Abdullah Ibn Abbas","orcid":"https://orcid.org/0000-0002-1866-7845"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Abdullah Ibn Abbas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059648203","display_name":"Glenn Cowan","orcid":"https://orcid.org/0000-0003-0889-6633"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Glenn Cowan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091112180","display_name":"Odile Liboiron-Ladouceur","orcid":"https://orcid.org/0000-0001-6238-5346"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Odile Liboiron-Ladouceur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7329214215278625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6851663589477539},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5430540442466736},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47668910026550293},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4728812575340271},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46723467111587524},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4413442611694336},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.42282533645629883},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4154379367828369},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41459977626800537},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39625775814056396},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3859345614910126},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3690725564956665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3328072428703308},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18937379121780396},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15144240856170654},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14266851544380188}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7329214215278625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6851663589477539},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5430540442466736},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47668910026550293},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4728812575340271},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46723467111587524},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4413442611694336},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.42282533645629883},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4154379367828369},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41459977626800537},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39625775814056396},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3859345614910126},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3690725564956665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3328072428703308},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18937379121780396},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15144240856170654},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14266851544380188}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180711","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5600000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2524911825","https://openalex.org/W2474747038","https://openalex.org/W2090237663","https://openalex.org/W2147595938","https://openalex.org/W2337711143","https://openalex.org/W4232628459","https://openalex.org/W3013924136","https://openalex.org/W2565835957"],"abstract_inverted_index":{"This":[0,67],"paper":[1],"presents":[2],"a":[3,25,63,98,106,176],"source-synchronous":[4],"receiver":[5,114],"architecture":[6,31,96,122],"for":[7,34,62,71],"use":[8],"in":[9,52,73,86,135],"parallel":[10],"optical":[11,38,60],"links.":[12],"The":[13,30,95,120],"proposed":[14,121],"system":[15],"is":[16,32],"reconfigurable,":[17],"allowing":[18],"any":[19,116],"channel":[20],"to":[21,49,104,115,158],"be":[22,50],"used":[23],"as":[24,175],"clock":[26,47,100,108,113,163],"or":[27],"data":[28,165],"lane.":[29],"designed":[33,134],"modedivision":[35],"multiplexed":[36],"(MDM)":[37],"links":[39],"with":[40,55,170],"forwarded":[41],"clocks":[42],"and":[43,90,147,160,164],"allows":[44],"the":[45,53,56,78,84,93,111,136,156,162,168],"sensitive":[46],"signal":[48,109],"placed":[51],"lane":[54],"least":[57],"amount":[58],"of":[59,131,178],"crosstalk":[61],"given":[64],"photonic":[65],"interconnect.":[66],"configurability,":[68],"which":[69],"accounts":[70],"variation":[72],"integrated":[74],"optics":[75],"by":[76],"leveraging":[77],"more":[79],"robust":[80],"electronic":[81],"chip,":[82],"optimizes":[83],"performance":[85],"electronic/optic":[87],"codesigned":[88],"solutions":[89],"may":[91],"improve":[92],"yield.":[94],"contains":[97],"dynamic":[99],"distribution":[101],"network,":[102],"able":[103],"send":[105],"reference":[107],"from":[110],"chosen":[112],"other":[117],"data-configured":[118],"receiver.":[119],"has":[123],"been":[124],"implemented":[125],"on":[126],"an":[127],"experimental":[128],"chip":[129],"consisting":[130],"two":[132],"receivers":[133],"65-nm":[137],"CMOS":[138],"technology.":[139],"Electrical":[140],"measurements":[141],"at":[142],"8":[143],"Gb/s":[144],"were":[145],"done,":[146],"bit":[148],"error":[149],"rate":[150],"curves":[151],"are":[152],"presented.":[153],"They":[154],"demonstrate":[155],"ability":[157],"swap":[159],"repurpose":[161],"inputs":[166],"between":[167],"receivers,":[169],"similar":[171],"sensitivity":[172],"upon":[173],"reconfiguration":[174],"proof":[177],"concept.":[179]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}