{"id":"https://openalex.org/W3091605056","doi":"https://doi.org/10.1109/iscas45731.2020.9180676","title":"Dynamic Memory and Sequential Logic Design using Negative Capacitance FinFETs","display_name":"Dynamic Memory and Sequential Logic Design using Negative Capacitance FinFETs","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091605056","doi":"https://doi.org/10.1109/iscas45731.2020.9180676","mag":"3091605056"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002836245","display_name":"Ramin Rajaei","orcid":"https://orcid.org/0000-0003-3851-9396"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramin Rajaei","raw_affiliation_strings":["University of Notre Dame, IN, USA","University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083875906","display_name":"Yen-Kai Lin","orcid":"https://orcid.org/0000-0003-1611-3897"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yen-Kai Lin","raw_affiliation_strings":["University of California Berkeley, CA, USA","University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078295678","display_name":"Sayeef Salahuddin","orcid":"https://orcid.org/0000-0002-0315-2208"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sayeef Salahuddin","raw_affiliation_strings":["University of California Berkeley, CA, USA","University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["University of Notre Dame, IN, USA","University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaobo Sharon Hu","raw_affiliation_strings":["University of Notre Dame, IN, USA","University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"96","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6258319020271301},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5709699392318726},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5687966346740723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5606821179389954},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5589635372161865},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5435864329338074},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.46325692534446716},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44160646200180054},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.43603965640068054},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4313710629940033},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31541240215301514},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.25739723443984985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2087383270263672},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1925792396068573},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.11158230900764465},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06347107887268066}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6258319020271301},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5709699392318726},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5687966346740723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5606821179389954},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5589635372161865},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5435864329338074},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.46325692534446716},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44160646200180054},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.43603965640068054},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4313710629940033},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31541240215301514},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.25739723443984985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2087383270263672},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1925792396068573},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.11158230900764465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06347107887268066},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1971936677","https://openalex.org/W2093163564","https://openalex.org/W2168106261","https://openalex.org/W2294851045","https://openalex.org/W2584258424","https://openalex.org/W2606629210","https://openalex.org/W2754347129","https://openalex.org/W2783914575","https://openalex.org/W2785344708","https://openalex.org/W2809143346","https://openalex.org/W2899089578","https://openalex.org/W2912129047","https://openalex.org/W2919858756","https://openalex.org/W2940499433","https://openalex.org/W2942679446","https://openalex.org/W2969253707","https://openalex.org/W2971810382","https://openalex.org/W4243164749","https://openalex.org/W4247610120"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W3087410190","https://openalex.org/W4312554941","https://openalex.org/W2084540779","https://openalex.org/W2120500798","https://openalex.org/W2129502787","https://openalex.org/W3080559572","https://openalex.org/W2167992436","https://openalex.org/W2544418033"],"abstract_inverted_index":{"The":[0],"emerging":[1],"negative":[2],"capacitance":[3],"FinFET":[4,101],"(NC-FinFET)":[5],"device":[6,105],"is":[7],"a":[8,51],"promising":[9],"technology":[10],"for":[11,71],"the":[12,39,86,109],"design":[13,56],"of":[14,90],"low-power":[15],"VLSI":[16],"circuits.":[17,96],"This":[18,58],"paper":[19],"proposes":[20],"ultra-low-power,":[21],"highperformance,":[22],"and":[23,29,67,94,103],"low-area":[24],"dynamic":[25,52],"random":[26],"access":[27],"memory":[28],"sequential":[30],"logic":[31,55],"circuits":[32,37,111],"based":[33],"on":[34],"NC-FinFETs.":[35,79],"These":[36],"leverage":[38],"fact":[40],"that":[41,74,108],"NC-FinFETs":[42],"have":[43],"low":[44],"leakage":[45],"currents":[46],"which":[47],"help":[48,68],"to":[49,63,69,114,121],"facilitate":[50],"storage":[53],"(DS)-based":[54],"style.":[57],"can":[59,84],"in":[60,117],"turn":[61],"lead":[62],"reduced":[64],"area":[65],"overhead":[66],"compensate":[70],"higher":[72],"delays":[73],"may":[75],"be":[76],"associated":[77],"with":[78,98],"Our":[80],"proposed":[81,110],"circuit-level":[82],"solutions":[83],"improve":[85],"data":[87],"retention":[88],"time":[89],"DS":[91],"latch,":[92],"flip-flop,":[93],"eDRAM":[95],"Simulations":[97],"14nm":[99],"baseline":[100],"(BS-FinFET)":[102],"NC-FinFET":[104],"models":[106],"reveal":[107],"offer":[112],"up":[113],"83.5%":[115],"improvement":[116],"area-power-delay-product":[118],"when":[119],"compared":[120],"conventional":[122],"BS-FinFET":[123],"static-storage":[124],"counterparts.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}