{"id":"https://openalex.org/W3090294304","doi":"https://doi.org/10.1109/iscas45731.2020.9180668","title":"Computing-in-Memory Architecture Based on Field-Free SOT-MRAM with Self-Reference Method","display_name":"Computing-in-Memory Architecture Based on Field-Free SOT-MRAM with Self-Reference Method","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090294304","doi":"https://doi.org/10.1109/iscas45731.2020.9180668","mag":"3090294304"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100407149","display_name":"Chao Wang","orcid":"https://orcid.org/0000-0003-4836-7648"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chao Wang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056897117","display_name":"Zhaohao Wang","orcid":"https://orcid.org/0000-0002-2999-7903"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaohao Wang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University; School of Microelectronics, Beihang University; Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University; School of Microelectronics, Beihang University; Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074812206","display_name":"Yansong Xu","orcid":"https://orcid.org/0009-0008-4511-7436"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yansong Xu","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053303853","display_name":"Jianlei Yang","orcid":"https://orcid.org/0000-0001-8424-7040"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianlei Yang","raw_affiliation_strings":["Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University; School of Computer Science and Engineering, Beihang University Beijing 100191, China"],"affiliations":[{"raw_affiliation_string":"Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University; School of Computer Science and Engineering, Beihang University Beijing 100191, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018693228","display_name":"Youguang Zhang","orcid":"https://orcid.org/0009-0008-0928-4210"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youguang Zhang","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University; School of Electronics and Information Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066473925","display_name":"Weisheng Zhao","orcid":"https://orcid.org/0000-0001-8088-0404"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weisheng Zhao","raw_affiliation_strings":["Fert Beijing Research Institute, Beihang University; School of Microelectronics, Beihang University; Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University"],"affiliations":[{"raw_affiliation_string":"Fert Beijing Research Institute, Beihang University; School of Microelectronics, Beihang University; Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100407149"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":1.1251,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.78039229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7763292789459229},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6740086078643799},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5514159202575684},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.5213652849197388},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46101441979408264},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.44106683135032654},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4383573532104492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4284172058105469},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4280919134616852},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4158935546875},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3842005133628845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37095192074775696},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.36128005385398865},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.30826589465141296},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2050682008266449},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11205565929412842},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11086311936378479}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7763292789459229},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6740086078643799},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5514159202575684},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.5213652849197388},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46101441979408264},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.44106683135032654},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4383573532104492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4284172058105469},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4280919134616852},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4158935546875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3842005133628845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37095192074775696},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.36128005385398865},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.30826589465141296},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2050682008266449},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11205565929412842},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11086311936378479},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2024122052","https://openalex.org/W2118531588","https://openalex.org/W2396622873","https://openalex.org/W2560998421","https://openalex.org/W2593172471","https://openalex.org/W2615320339","https://openalex.org/W2742841780","https://openalex.org/W2747816535","https://openalex.org/W2801623415","https://openalex.org/W2804751403","https://openalex.org/W2892149918","https://openalex.org/W2922523256","https://openalex.org/W2941172511","https://openalex.org/W2942415134","https://openalex.org/W2942751046","https://openalex.org/W3105500088","https://openalex.org/W3106151504","https://openalex.org/W6738375554","https://openalex.org/W6751909979"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W3180803030","https://openalex.org/W2993507867","https://openalex.org/W4225739994","https://openalex.org/W1970751325","https://openalex.org/W2168550483","https://openalex.org/W4321062910","https://openalex.org/W3025845664","https://openalex.org/W4297924271","https://openalex.org/W2948799117"],"abstract_inverted_index":{"On":[0],"the":[1,5,14,18,33,64,94,111,115,124],"current":[2],"computing":[3,37],"platforms,":[4],"memory":[6,11,54],"wall":[7],"between":[8],"processor":[9],"and":[10,67,82,88,100,120],"has":[12],"become":[13],"toughest":[15],"challenge":[16],"for":[17],"traditional":[19],"Von-Neumann":[20],"computer":[21],"architecture.":[22],"Computing-in-Memory":[23],"(CIM)":[24],"is":[25,60],"taken":[26],"as":[27],"a":[28,44,133],"promising":[29],"approach":[30],"to":[31,62,110],"solving":[32],"above":[34],"bottleneck":[35],"in":[36,93],"systems.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"propose":[43],"CIM":[45,126],"platform":[46],"with":[47],"field-free":[48],"spinorbit":[49],"torque":[50],"magnetic":[51],"random":[52],"access":[53],"(SOT-MRAM).":[55],"The":[56,98,117],"self-reference":[57],"(SelfRef)":[58],"method":[59],"designed":[61],"enhance":[63],"read":[65,74,118],"reliability":[66,119],"directly":[68],"obtain":[69],"logic":[70,78,83,121],"results":[71],"through":[72],"memory-like":[73],"operations":[75],"without":[76],"adding":[77],"cells.":[79],"Memory":[80],"read/write":[81],"operations,":[84],"including":[85],"NOT,":[86],"AND/NAND":[87],"OR/NOR,":[89],"can":[90],"be":[91],"implemented":[92],"same":[95],"SOT-MRAM":[96],"chip.":[97],"speed":[99],"power":[101],"penalties":[102],"caused":[103],"by":[104,129],"SelfRef":[105],"scheme":[106],"are":[107,127],"acceptable":[108],"thanks":[109],"ultrafast":[112],"switching":[113],"of":[114,123],"SOT.":[116],"correctness":[122],"proposed":[125],"demonstrated":[128],"hybrid":[130],"simulation":[131],"on":[132],"40":[134],"nm":[135],"technology":[136],"node.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}