{"id":"https://openalex.org/W3090254958","doi":"https://doi.org/10.1109/iscas45731.2020.9180665","title":"Reconfigurable 2T2R ReRAM with Split Word-Lines for TCAM Operation and In-Memory Computing","display_name":"Reconfigurable 2T2R ReRAM with Split Word-Lines for TCAM Operation and In-Memory Computing","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090254958","doi":"https://doi.org/10.1109/iscas45731.2020.9180665","mag":"3090254958"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101930621","display_name":"Yuzong Chen","orcid":"https://orcid.org/0000-0001-6387-327X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yuzong Chen","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101930621"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.7192,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.70670969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7994379997253418},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6174736618995667},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6069576740264893},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5821222066879272},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5802507400512695},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5566866993904114},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5399681329727173},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5388860702514648},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5179809331893921},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5168862342834473},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5092014670372009},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5016677379608154},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.46524298191070557},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.45379742980003357},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4496932923793793},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.42762336134910583},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4157387912273407},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.40657132863998413},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.38143444061279297},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36668431758880615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.355526864528656},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33424174785614014},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3256317675113678},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1405695080757141},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13301843404769897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.11072900891304016},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10252901911735535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0917295515537262},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08235135674476624}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7994379997253418},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6174736618995667},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6069576740264893},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5821222066879272},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5802507400512695},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5566866993904114},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5399681329727173},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5388860702514648},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5179809331893921},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5168862342834473},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5092014670372009},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5016677379608154},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46524298191070557},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.45379742980003357},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4496932923793793},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.42762336134910583},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4157387912273407},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.40657132863998413},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.38143444061279297},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36668431758880615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.355526864528656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33424174785614014},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3256317675113678},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1405695080757141},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13301843404769897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.11072900891304016},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10252901911735535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0917295515537262},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08235135674476624}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2004823737","https://openalex.org/W2057048755","https://openalex.org/W2062143991","https://openalex.org/W2091370889","https://openalex.org/W2267635276","https://openalex.org/W2331783522","https://openalex.org/W2507310357","https://openalex.org/W2591601611","https://openalex.org/W2613569094","https://openalex.org/W2783539394","https://openalex.org/W2787336703","https://openalex.org/W2912358078","https://openalex.org/W2914944725","https://openalex.org/W2943151775","https://openalex.org/W3105314631","https://openalex.org/W4295262505","https://openalex.org/W6693397755","https://openalex.org/W6759098316"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W2168550483","https://openalex.org/W4293159259","https://openalex.org/W2316890442","https://openalex.org/W3025845664","https://openalex.org/W3163082695","https://openalex.org/W2768900401","https://openalex.org/W2012416568","https://openalex.org/W2143690511","https://openalex.org/W2036525499"],"abstract_inverted_index":{"The":[0,89],"increased":[1],"latency":[2],"and":[3,12,22,61,85,123],"power":[4],"consumption":[5],"due":[6],"to":[7,36],"data":[8],"movement":[9],"between":[10],"memory":[11,39,56,74],"ALU":[13],"have":[14],"become":[15],"the":[16,71,111],"major":[17],"obstacle":[18],"in":[19],"modern":[20],"big-data":[21],"machine":[23],"learning":[24],"applications.":[25,106],"Beyond":[26],"von-Neumann":[27],"architectures,":[28],"particularly":[29],"in-memory":[30,59,62,121,124],"computing,":[31],"is":[32,78],"under":[33],"intensive":[34],"research":[35],"overcome":[37],"this":[38,43],"access":[40],"bottleneck.":[41],"In":[42],"work,":[44],"we":[45],"propose":[46],"a":[47,95],"2T2R":[48,113],"ReRAM":[49],"structure":[50,114],"that":[51,110],"supports":[52],"ternary":[53],"content":[54],"addressable":[55],"(TCAM),":[57],"logic":[58,120],"operations,":[60],"dot":[63,125],"product":[64],"for":[65,104,117],"Deep":[66],"Neural":[67],"Networks":[68],"(DNNs)":[69],"besides":[70],"normal":[72],"non-volatile":[73],"(NVM)":[75],"functionality.":[76],"This":[77],"achieved":[79],"by":[80],"employing":[81],"reconfigurable":[82],"sense":[83],"amplifiers":[84],"novel":[86],"word-line":[87],"drivers.":[88],"proposed":[90,112],"architecture":[91],"can":[92],"serve":[93],"as":[94,99,101],"high-density":[96],"storage":[97],"system":[98],"well":[100],"an":[102],"accelerator":[103],"data-intensive":[105],"Simulation":[107],"results":[108],"verify":[109],"functions":[115],"correctly":[116],"TCAM":[118],"search,":[119],"operations":[122],"product.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}