{"id":"https://openalex.org/W3089913366","doi":"https://doi.org/10.1109/iscas45731.2020.9180657","title":"Enabling Efficient Mapping of XMG-Synthesized Networks to Spintronic Hardware","display_name":"Enabling Efficient Mapping of XMG-Synthesized Networks to Spintronic Hardware","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089913366","doi":"https://doi.org/10.1109/iscas45731.2020.9180657","mag":"3089913366"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050798347","display_name":"S. Deb","orcid":"https://orcid.org/0000-0001-7631-9163"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Suman Deb","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore","School of Computer Science and Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore","School of Computer Science and Engineering, Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050798347"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09093636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6844314932823181},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5633047819137573},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5581809282302856},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5388185381889343},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4836888909339905},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45649993419647217},{"id":"https://openalex.org/keywords/spintronics","display_name":"Spintronics","score":0.43260592222213745},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.42718270421028137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37689030170440674},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34290841221809387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2512581944465637},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19278723001480103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15326756238937378},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11896941065788269}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844314932823181},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5633047819137573},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5581809282302856},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5388185381889343},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4836888909339905},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45649993419647217},{"id":"https://openalex.org/C207999682","wikidata":"https://www.wikidata.org/wiki/Q258659","display_name":"Spintronics","level":3,"score":0.43260592222213745},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.42718270421028137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37689030170440674},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34290841221809387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2512581944465637},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19278723001480103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15326756238937378},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11896941065788269},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C82217956","wikidata":"https://www.wikidata.org/wiki/Q184207","display_name":"Ferromagnetism","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1528837436","https://openalex.org/W1607177236","https://openalex.org/W1964504828","https://openalex.org/W1966497879","https://openalex.org/W1968480751","https://openalex.org/W1969200114","https://openalex.org/W1976915281","https://openalex.org/W1991813033","https://openalex.org/W1995135231","https://openalex.org/W1997971931","https://openalex.org/W2002711855","https://openalex.org/W2003253302","https://openalex.org/W2014987330","https://openalex.org/W2015958908","https://openalex.org/W2019347786","https://openalex.org/W2022891092","https://openalex.org/W2024149498","https://openalex.org/W2036887642","https://openalex.org/W2039780806","https://openalex.org/W2064253301","https://openalex.org/W2065494245","https://openalex.org/W2070816126","https://openalex.org/W2077116387","https://openalex.org/W2080267935","https://openalex.org/W2081460098","https://openalex.org/W2088797290","https://openalex.org/W2096445739","https://openalex.org/W2100465945","https://openalex.org/W2110134128","https://openalex.org/W2110276925","https://openalex.org/W2129183345","https://openalex.org/W2135340605","https://openalex.org/W2140132043","https://openalex.org/W2140975144","https://openalex.org/W2156998060","https://openalex.org/W2169757251","https://openalex.org/W2313373905","https://openalex.org/W2331328369","https://openalex.org/W2384632887","https://openalex.org/W2587804194","https://openalex.org/W2942558818","https://openalex.org/W4285719527","https://openalex.org/W6630623413","https://openalex.org/W6636413388","https://openalex.org/W6728389011"],"related_works":["https://openalex.org/W2308335786","https://openalex.org/W2787635923","https://openalex.org/W2086855029","https://openalex.org/W2580446878","https://openalex.org/W2060067973","https://openalex.org/W3208050235","https://openalex.org/W4205653939","https://openalex.org/W4205993785","https://openalex.org/W4310080436","https://openalex.org/W3110242369"],"abstract_inverted_index":{"Spintronics":[0],"presents":[1],"great":[2],"promise":[3],"for":[4,46,61],"efficient":[5,141],"processing":[6],"and":[7,25,42],"storage":[8],"of":[9,19,123,136,143,154,159,167],"information":[10],"in":[11,73],"the":[12,57,70,88,117,134,140,147,155],"post-Moore":[13],"era,":[14],"thanks":[15],"to":[16,55,98,114],"its":[17],"attributes":[18],"non-volatility,":[20],"excellent":[21],"integration-density,":[22],"near-unlimited":[23],"endurance":[24],"compatibility":[26],"with":[27],"CMOS":[28],"process-technology.":[29],"Today's":[30],"state-of-the-art":[31],"EDA":[32,59,92],"tools":[33,60],"primarily":[34],"use":[35,135],"AND-Inverter":[36],"Graphs":[37,40,44],"(AIGs),":[38],"Majority-Inverter":[39],"(MIGs)":[41],"XOR-Majority":[43],"(XMGs)":[45],"representing":[47],"any":[48],"complex":[49],"Boolean":[50],"logic.":[51],"To":[52],"be":[53,78,95],"able":[54],"utilize":[56],"existing":[58],"implementing":[62],"spin-based":[63],"logic":[64,71],"circuits,":[65],"it":[66],"is":[67],"important":[68],"that":[69,133],"primitives":[72],"these":[74],"data":[75],"structures":[76],"can":[77,94],"natively":[79],"realized":[80],"by":[81,91,157],"spin":[82],"devices.":[83],"This":[84],"paper":[85],"demonstrates":[86],"how":[87],"XMGs":[89,144],"synthesized":[90,124],"flows":[93],"more-efficiently":[96],"mapped":[97,168],"spintronic":[99],"fabric":[100],"using":[101],"a":[102,111],"novel":[103],"domain":[104],"wall":[105],"motion-based":[106],"XOR":[107],"device.":[108],"We":[109],"develop":[110],"device-to-system":[112],"simulation-framework":[113],"precisely":[115],"evaluate":[116],"post-mapping":[118],"(to":[119],"domain-wall":[120],"gates)":[121],"performances":[122,153],"networks.":[125],"Our":[126],"study":[127],"over":[128,165],"several":[129],"challenging":[130],"benchmark-suites":[131],"shows":[132],"this":[137],"XOR-gate":[138],"enables":[139],"mapping":[142],"while":[145],"improving":[146],"{size,":[148],"depth,":[149],"size\u00b7depth,":[150],"energy,":[151],"EDP}":[152],"network":[156],"averages":[158],"{31.54%,":[160],"19.00%,":[161],"41.56%,":[162],"38.03%,":[163],"45.47%}":[164],"those":[166],"MIGs.":[169]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}