{"id":"https://openalex.org/W3090045546","doi":"https://doi.org/10.1109/iscas45731.2020.9180650","title":"Mind the Gap: Bridging Verilog and Computer Architecture","display_name":"Mind the Gap: Bridging Verilog and Computer Architecture","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090045546","doi":"https://doi.org/10.1109/iscas45731.2020.9180650","mag":"3090045546"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070788920","display_name":"Fernando Passe","orcid":null},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando Passe","raw_affiliation_strings":["Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078552438","display_name":"Michael Canesche","orcid":"https://orcid.org/0000-0001-7882-0787"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michael Canesche","raw_affiliation_strings":["Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar Paranaiba Vilela Neto","raw_affiliation_strings":["DCC, Universidade Federal de Minas Gerais, Av. Antônio Carlos, 6627, Belo Horizonte, CEP: 31270-901, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DCC, Universidade Federal de Minas Gerais, Av. Antônio Carlos, 6627, Belo Horizonte, CEP: 31270-901, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose A. Nacif","raw_affiliation_strings":["Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Ferreira","raw_affiliation_strings":["Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vicosa, Vicosa, Cep 36570 900, Brazil","institution_ids":["https://openalex.org/I146165071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6523,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84068179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.844646692276001},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7881537079811096},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7186572551727295},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6935006976127625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6658906936645508},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.47233930230140686},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4603343904018402},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4408404231071472},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.439716100692749},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.416396826505661},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4160223603248596},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4127078950405121},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3841592073440552},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.37995249032974243},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.27296870946884155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25629210472106934}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.844646692276001},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7881537079811096},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7186572551727295},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6935006976127625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6658906936645508},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.47233930230140686},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4603343904018402},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4408404231071472},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.439716100692749},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.416396826505661},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4160223603248596},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4127078950405121},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3841592073440552},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.37995249032974243},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27296870946884155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25629210472106934},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W957890233","https://openalex.org/W1973310358","https://openalex.org/W1984332084","https://openalex.org/W2032094184","https://openalex.org/W2096286079","https://openalex.org/W2122563027","https://openalex.org/W2130363691","https://openalex.org/W2147657366","https://openalex.org/W2169045496","https://openalex.org/W2171252466","https://openalex.org/W2183292308","https://openalex.org/W2515374451","https://openalex.org/W2775341000","https://openalex.org/W2786213331","https://openalex.org/W2790231606","https://openalex.org/W2946072469","https://openalex.org/W2952240249","https://openalex.org/W2955948031","https://openalex.org/W2962721725","https://openalex.org/W2963311060","https://openalex.org/W2963415164","https://openalex.org/W2988776305","https://openalex.org/W4246226370","https://openalex.org/W6678438195","https://openalex.org/W6747544890","https://openalex.org/W6778035576"],"related_works":["https://openalex.org/W4400188904","https://openalex.org/W4247613350","https://openalex.org/W2019183874","https://openalex.org/W1994289828","https://openalex.org/W1588764976","https://openalex.org/W4200599950","https://openalex.org/W2079896081","https://openalex.org/W2537252220","https://openalex.org/W4317937473","https://openalex.org/W4386213660"],"abstract_inverted_index":{"We":[0,33,90],"present":[1],"an":[2,10,41,55],"approach":[3,37],"to":[4,17,39,64],"teach":[5],"RISC":[6],"processor":[7,46,87],"design":[8,63,88],"for":[9],"undergraduate":[11],"computer":[12],"architecture":[13],"course":[14],"specifically":[15],"aimed":[16],"reduce":[18],"the":[19,44,49,86,93,107,114],"gap":[20],"between":[21],"a":[22,28,35,60,72,103,110],"high-level":[23,111],"datapath":[24],"block":[25],"diagram":[26,112],"and":[27,79,113],"complete":[29],"Verilog":[30,50,115],"code":[31],"specification.":[32],"propose":[34],"graphical":[36],"designed":[38],"develop":[40],"understanding":[42],"of":[43,74,109],"MIPS":[45],"organization":[47],"at":[48],"structural":[51],"level":[52],"by":[53,77],"using":[54],"online":[56],"browser-based":[57],"simulator,":[58],"from":[59],"single":[61],"cycle":[62],"pipeline":[65],"design.":[66],"The":[67],"students":[68],"are":[69],"lead":[70],"through":[71],"series":[73],"examples,":[75],"step":[76],"step,":[78],"they":[80],"can":[81],"actively":[82],"be":[83],"involved":[84],"in":[85,105],"process.":[89],"believe":[91],"that":[92,101],"best":[94],"choice":[95],"should":[96],"not":[97],"introduce":[98],"excessive":[99],"complexity":[100],"becomes":[102],"barrier":[104],"describing":[106],"interconnection":[108],"implementation":[116],"code.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}