{"id":"https://openalex.org/W3090997621","doi":"https://doi.org/10.1109/iscas45731.2020.9180587","title":"Dual Mode Logic Address Decoder","display_name":"Dual Mode Logic Address Decoder","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090997621","doi":"https://doi.org/10.1109/iscas45731.2020.9180587","mag":"3090997621"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["Engineering Department, Bar Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Engineering Department, Bar Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]},{"id":"https://openalex.org/I69094615","display_name":"Universidad San Francisco de Quito","ror":"https://ror.org/01r2c3v86","country_code":"EC","type":"education","lineage":["https://openalex.org/I69094615"]}],"countries":["EC","IL"],"is_corresponding":false,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["Engineering Department, Bar Ilan University, Ramat Gan, Israel; Universidad San Francisco de Quito, Quito, Ecuador"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Engineering Department, Bar Ilan University, Ramat Gan, Israel; Universidad San Francisco de Quito, Quito, Ecuador","institution_ids":["https://openalex.org/I13955877","https://openalex.org/I69094615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043898382","display_name":"Netanel Shavit","orcid":"https://orcid.org/0000-0003-2011-6329"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Netanel Shavit","raw_affiliation_strings":["Engineering Department, Bar Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Engineering Department, Bar Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088097531","display_name":"Inbal Stanger","orcid":"https://orcid.org/0000-0002-9038-1278"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Inbal Stanger","raw_affiliation_strings":["Engineering Department, Bar Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Engineering Department, Bar Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Engineering Department, Bar Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Engineering Department, Bar Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7569767236709595},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6918811202049255},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.6385322213172913},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5329768657684326},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5243440270423889},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48477619886398315},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.46377864480018616},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.452745258808136},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45187658071517944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44368305802345276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4090151786804199},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3132084608078003},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24877294898033142},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24004855751991272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1644548773765564},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.15948185324668884}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569767236709595},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6918811202049255},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.6385322213172913},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5329768657684326},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5243440270423889},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48477619886398315},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.46377864480018616},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.452745258808136},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45187658071517944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44368305802345276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4090151786804199},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3132084608078003},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24877294898033142},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24004855751991272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1644548773765564},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.15948185324668884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1702767802","https://openalex.org/W2037299409","https://openalex.org/W2038049046","https://openalex.org/W2050589795","https://openalex.org/W2072813462","https://openalex.org/W2077255009","https://openalex.org/W2104714982","https://openalex.org/W2117595202","https://openalex.org/W2127656032","https://openalex.org/W2138724413","https://openalex.org/W2149288674","https://openalex.org/W2164967515","https://openalex.org/W2188908293","https://openalex.org/W2607930088","https://openalex.org/W2758515463","https://openalex.org/W2913907525","https://openalex.org/W3103339143","https://openalex.org/W6669624055","https://openalex.org/W6675669800","https://openalex.org/W6687640906"],"related_works":["https://openalex.org/W1983621239","https://openalex.org/W2357767623","https://openalex.org/W2064611798","https://openalex.org/W2189053673","https://openalex.org/W1914493146","https://openalex.org/W4319596555","https://openalex.org/W3200702775","https://openalex.org/W2186356227","https://openalex.org/W2207561222","https://openalex.org/W3091948764"],"abstract_inverted_index":{"Address":[0],"decoders":[1,16],"are":[2,44],"integral":[3],"components":[4],"of":[5,14],"random":[6],"access":[7],"memories.":[8],"In":[9,109],"higher-performance":[10],"computing,":[11],"the":[12,35,60,117,136],"timing":[13],"address":[15,75,87,94,114,132],"is":[17,135,140],"often":[18],"critical,":[19],"especially":[20],"in":[21,65,96,142],"applications":[22],"such":[23],"as":[24],"translation":[25],"lookaside":[26],"buffer":[27],"(TLB)":[28],"and":[29,41,78,85,122],"first":[30,137],"level":[31],"data":[32],"cache.":[33],"On":[34],"other":[36],"hand,":[37],"memory":[38],"power":[39],"budget":[40],"energy":[42,118],"consumption":[43,119],"equally":[45],"critically":[46],"important":[47],"for":[48,62],"battery-powered":[49],"devices.":[50],"Dual":[51],"Mode":[52],"Logic":[53],"(DML)":[54],"has":[55],"been":[56],"shown":[57],"to":[58,104,129],"combine":[59],"support":[61],"both":[63],"requirements":[64],"a":[66,71],"single":[67],"circuit.":[68],"We":[69],"present":[70],"novel":[72],"DML":[73,92,112,139],"based":[74,93,113],"decoder":[76,95,115],"design":[77],"compare":[79],"it":[80],"with":[81],"conventional":[82,105],"static":[83,106,110,130],"CMOS":[84,107,131],"np-CMOS":[86],"decoders.":[88],"Simulations":[89],"show":[90],"that":[91],"dynamic":[97],"mode":[98],"achieves":[99],"31%":[100],"lower":[101,125],"delay":[102],"compared":[103,128],"implementation.":[108],"mode,":[111],"reduces":[116],"by":[120],"29%":[121],"reaches":[123],"10%":[124],"energy-delay":[126],"product":[127],"decoder.":[133],"This":[134],"time":[138],"evaluated":[141],"16nm":[143],"FinFet":[144],"process.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}