{"id":"https://openalex.org/W3091257769","doi":"https://doi.org/10.1109/iscas45731.2020.9180556","title":"RF-Rate Hybrid CNN Accelerator Based on Analog-CMOS and Xilinx RFSoC","display_name":"RF-Rate Hybrid CNN Accelerator Based on Analog-CMOS and Xilinx RFSoC","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091257769","doi":"https://doi.org/10.1109/iscas45731.2020.9180556","mag":"3091257769"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006197576","display_name":"Udara De Silva","orcid":"https://orcid.org/0000-0001-5731-7293"},"institutions":[{"id":"https://openalex.org/I19700959","display_name":"Florida International University","ror":"https://ror.org/02gz6gg07","country_code":"US","type":"education","lineage":["https://openalex.org/I19700959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Udara De Silva","raw_affiliation_strings":["Electrical and Computer Engineering, Florida International University","Electrical and Computer Engineering, Florida International University, Miami, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Florida International University","institution_ids":["https://openalex.org/I19700959"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Florida International University, Miami, FL, USA","institution_ids":["https://openalex.org/I19700959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036548792","display_name":"Soumyajit Mandal","orcid":"https://orcid.org/0000-0001-9070-2337"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soumyajit Mandal","raw_affiliation_strings":["Electrical Engineering & Computer Science, Case Western Reserve University","Electrical Engineering & Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering & Computer Science, Case Western Reserve University","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Electrical Engineering & Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064035420","display_name":"Arjuna Madanayake","orcid":"https://orcid.org/0000-0003-3478-6702"},"institutions":[{"id":"https://openalex.org/I19700959","display_name":"Florida International University","ror":"https://ror.org/02gz6gg07","country_code":"US","type":"education","lineage":["https://openalex.org/I19700959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arjuna Madanayake","raw_affiliation_strings":["Electrical and Computer Engineering, Florida International University","Electrical and Computer Engineering, Florida International University, Miami, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Florida International University","institution_ids":["https://openalex.org/I19700959"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Florida International University, Miami, FL, USA","institution_ids":["https://openalex.org/I19700959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100758372","display_name":"Jin Wei\u2010Kocsis","orcid":"https://orcid.org/0000-0002-6833-6382"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Wei-Kocsis","raw_affiliation_strings":["Computer and Information Technology, Purdue University","Computer and Information Technology, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer and Information Technology, Purdue University","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Computer and Information Technology, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025866057","display_name":"Leonid Belostotski","orcid":"https://orcid.org/0000-0002-5228-6907"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Leonid Belostotski","raw_affiliation_strings":["Electrical and Computer Engineering, University of Calgary","Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Calgary","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692835330963135},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5425629615783691},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.48646780848503113},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4507442116737366},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4392906427383423},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42950648069381714},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4226738214492798},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4069296419620514},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2624419927597046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16183194518089294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13686063885688782}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692835330963135},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5425629615783691},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.48646780848503113},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4507442116737366},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4392906427383423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42950648069381714},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4226738214492798},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4069296419620514},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2624419927597046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16183194518089294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13686063885688782}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1595218357","https://openalex.org/W1965398117","https://openalex.org/W2048015633","https://openalex.org/W2117130368","https://openalex.org/W2160815625","https://openalex.org/W2163605009","https://openalex.org/W2184045248","https://openalex.org/W2508602506","https://openalex.org/W2606722458","https://openalex.org/W2613989746","https://openalex.org/W2806113867","https://openalex.org/W2889111331","https://openalex.org/W2896122000","https://openalex.org/W2899675781","https://openalex.org/W2901654183","https://openalex.org/W2909861516","https://openalex.org/W2919115771","https://openalex.org/W2943187097","https://openalex.org/W2946061338","https://openalex.org/W2946355854","https://openalex.org/W2950297794","https://openalex.org/W2963946985","https://openalex.org/W2963989532","https://openalex.org/W2981751377","https://openalex.org/W6684191040","https://openalex.org/W6745922083","https://openalex.org/W6756026151"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2165367082","https://openalex.org/W2111241003","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"The":[0,16,168,194],"superior":[1,97],"performance":[2],"of":[3,20,33,44,48,128],"deep":[4],"learning":[5,14],"(DL)":[6],"has":[7,22,96],"sent":[8],"shock":[9],"waves":[10],"in":[11,70,87,140,143,173,181],"the":[12,34,45,126,206,218],"machine":[13],"community.":[15],"high":[17],"adoption":[18],"rate":[19],"DL":[21,49,75,94],"set":[23],"new":[24],"demands":[25],"on":[26,52,125,162,205],"computational":[27],"throughput,":[28,88],"latency,":[29],"and":[30,57,90,100,137,142,179,189,215],"power":[31,91],"efficiency":[32],"computing":[35,78],"infrastructure.":[36],"In":[37],"addition":[38],"to":[39,42,117,211],"conventional":[40],"approaches":[41],"acceleration":[43],"inference":[46,95,222],"component":[47],"systems":[50],"based":[51,161,204],"GPUs,":[53],"cloud":[54],"computing,":[55],"ASIC/FPGAs":[56],"custom":[58],"vector":[59],"processors":[60],"(such":[61],"as":[62],"tensor":[63],"processing":[64],"units),":[65],"there":[66],"is":[67,79],"renewed":[68],"interest":[69],"high-frequency":[71,148],"analog":[72,110,130,135,169,221],"circuits":[73,111],"for":[74,83],"inference.":[76],"Analog":[77],"a":[80,114,147,155,174],"potential":[81],"candidate":[82],"meeting":[84],"challenging":[85],"requirements":[86],"latency":[89],"efficiency.":[92],"Because":[93],"noise":[98],"resilience":[99],"relatively":[101],"low":[102],"accuracy":[103],"needs":[104],"(typically":[105],"less":[106],"than":[107],"8":[108],"bits),":[109],"can":[112],"provide":[113],"promising":[115],"alternative":[116],"all-digital":[118],"accelerators.":[119],"This":[120],"paper":[121],"presents":[122],"early":[123],"work":[124],"design":[127],"an":[129,163],"CMOS":[131,177],"accelerator":[132,170],"that":[133],"performs":[134],"convolution":[136,185],"decision":[138],"operations":[139],"parallel":[141],"real-time":[144],"by":[145],"pairing":[146],"operational":[149],"amplifier-based":[150],"CNN":[151],"filtering":[152],"kernel":[153],"with":[154,191,217],"rectified":[156],"linear":[157],"unit":[158],"(ReLu)":[159],"non-linearity":[160],"active":[164],"precision":[165],"rectifier":[166],"circuit.":[167],"was":[171],"designed":[172],"45":[175],"nm":[176],"process":[178],"simulated":[180],"Cadence":[182],"Spectre.":[183],"Image":[184],"results":[186],"are":[187],"presented":[188],"compared":[190],"MATLAB":[192],"simulations.":[193],"proposed":[195,219],"solution":[196],"also":[197],"employs":[198],"Xilinx":[199,207],"RF":[200],"System-on-Chip":[201],"(SoC)":[202],"devices":[203],"ZCU1285":[208],"RFSoC":[209],"platform":[210],"interface":[212],"digital":[213],"inputs":[214],"outputs":[216],"RF-rate":[220],"accelerator.":[223]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}