{"id":"https://openalex.org/W3091686590","doi":"https://doi.org/10.1109/iscas45731.2020.9180553","title":"A 400 MHz, 8-Bit, 1.75-ps Resolution Pipelined-Two-Step Time-to-Digital Converter with Dynamic Time Amplification","display_name":"A 400 MHz, 8-Bit, 1.75-ps Resolution Pipelined-Two-Step Time-to-Digital Converter with Dynamic Time Amplification","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3091686590","doi":"https://doi.org/10.1109/iscas45731.2020.9180553","mag":"3091686590"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080241152","display_name":"Yuting Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuting Tu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103777747","display_name":"Rongjin Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongjin Xu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023085804","display_name":"Dawei Ye","orcid":"https://orcid.org/0000-0002-1963-149X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dawei Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074941347","display_name":"Liangjian Lyu","orcid":"https://orcid.org/0000-0002-6157-0109"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liangjian Lyu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036775341","display_name":"C.\u2010J. Richard Shi","orcid":"https://orcid.org/0000-0002-3157-3464"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"C.-J. Richard Shi","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China; Department of Electrical and Computer Engineering, University of Washington, Seattle, 98195, USA"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, 201203, China; Institute of Brain-inspired Circuits and Systems (iBiCAS), Fudan University, Shanghai, 201203 China; Department of Electrical and Computer Engineering, University of Washington, Seattle, 98195, USA","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5080241152"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.3082,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57311448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.826728343963623},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6385738253593445},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6075892448425293},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.5959633588790894},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5637856125831604},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5527151226997375},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5398572683334351},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.527249276638031},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5075303316116333},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4965103268623352},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.48034679889678955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4688746929168701},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4556193947792053},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.42720022797584534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42355233430862427},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.28798484802246094},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.27607429027557373},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22877094149589539},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.17737334966659546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13075435161590576},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09087783098220825},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07449924945831299}],"concepts":[{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.826728343963623},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6385738253593445},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6075892448425293},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.5959633588790894},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5637856125831604},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5527151226997375},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5398572683334351},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.527249276638031},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5075303316116333},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4965103268623352},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.48034679889678955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4688746929168701},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4556193947792053},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.42720022797584534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42355233430862427},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.28798484802246094},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.27607429027557373},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22877094149589539},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.17737334966659546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13075435161590576},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09087783098220825},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07449924945831299},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993597884","https://openalex.org/W2120935131","https://openalex.org/W2134713152","https://openalex.org/W2166268103","https://openalex.org/W2176792074","https://openalex.org/W2511353745","https://openalex.org/W2942596784"],"related_works":["https://openalex.org/W2536327642","https://openalex.org/W1907199348","https://openalex.org/W2141767635","https://openalex.org/W2104161278","https://openalex.org/W2131872006","https://openalex.org/W2546069210","https://openalex.org/W2166268103","https://openalex.org/W2201999020","https://openalex.org/W1975959688","https://openalex.org/W2737108051"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3,10,73,96],"high-speed":[4],"pipelined-two-step":[5],"time-to-digital":[6],"converter":[7],"(TDC)":[8],"with":[9,77,133],"dynamic":[11,56],"time":[12,35,51,123],"amplification":[13],"(DTA)":[14],"to":[15,47,54,71,150],"improve":[16],"the":[17,29,33,41,49,55,59,89,111],"resolution":[18],"at":[19,137],"low":[20],"power.":[21],"The":[22],"key":[23],"element":[24],"of":[25,82,122],"this":[26,106],"TDC":[27,75,112],"is":[28,103],"DTA.":[30],"It":[31],"samples":[32],"residual":[34],"errors":[36],"as":[37],"voltages":[38],"held":[39],"in":[40,105,114],"MOM":[42],"capacitors":[43],"and":[44,64,67,85,125,129],"discharges":[45],"them":[46],"generate":[48],"amplified":[50],"difference.":[52],"Thanks":[53],"time-voltage-time":[57],"conversion,":[58],"DTA":[60,90],"realizes":[61],"high":[62,78],"linearity":[63],"power":[65],"efficiency,":[66],"can":[68],"be":[69],"employed":[70],"build":[72],"pipeline":[74],"architecture":[76],"sampling":[79,140],"frequency":[80,141],"because":[81],"its":[83],"sample":[84],"hold":[86],"operation.":[87],"Moreover,":[88],"maintains":[91],"constant":[92],"gain,":[93],"so":[94],"only":[95],"one-time":[97,134],"forground":[98],"calibration":[99,136],"for":[100],"gain":[101],"mismatch":[102],"required":[104],"TDC.":[107],"Simulations":[108],"show":[109],"that":[110],"designed":[113],"65":[115],"nm":[116],"CMOS":[117],"achieves":[118],"8-bit,":[119],"1.75":[120],"ps":[121],"resolution,":[124],"1":[126],"LSB":[127,131],"INL":[128],"1.6":[130],"DNL":[132],"foreground":[135],"400":[138],"MHz":[139],"while":[142],"just":[143],"consuming":[144],"726":[145],"\u03bcW":[146],"power,":[147],"which":[148],"corresponds":[149],"18.45":[151],"fJ/Conv.":[152],"FoM.":[153]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}