{"id":"https://openalex.org/W3090796569","doi":"https://doi.org/10.1109/iscas45731.2020.9180480","title":"Multi-Objective Strategies for Stripped-Functionality Logic Locking","display_name":"Multi-Objective Strategies for Stripped-Functionality Logic Locking","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3090796569","doi":"https://doi.org/10.1109/iscas45731.2020.9180480","mag":"3090796569"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9180480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087318583","display_name":"Zhaokun Han","orcid":"https://orcid.org/0000-0002-2998-3800"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaokun Han","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034926702","display_name":"Muhammad Yasin","orcid":"https://orcid.org/0000-0001-9475-2796"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Yasin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059126377","display_name":"Jeyavijayan Rajendran","orcid":"https://orcid.org/0000-0003-3687-3746"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeyavijayan J. V. Rajendran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University","Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.236,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.50232427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7024417519569397},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5301709175109863},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4640888571739197},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4245247542858124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3975103199481964},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1780460774898529}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7024417519569397},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5301709175109863},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4640888571739197},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4245247542858124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3975103199481964},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1780460774898529}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9180480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9180480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W101519641","https://openalex.org/W1524250393","https://openalex.org/W1952517978","https://openalex.org/W1970852936","https://openalex.org/W1999039453","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2106409910","https://openalex.org/W2154909745","https://openalex.org/W2159460804","https://openalex.org/W2172122661","https://openalex.org/W2202385382","https://openalex.org/W2506159840","https://openalex.org/W2747980214","https://openalex.org/W2766393343","https://openalex.org/W4231363479","https://openalex.org/W6641116602","https://openalex.org/W6675797392","https://openalex.org/W6743403458"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842"],"abstract_inverted_index":{"Logic":[0],"locking":[1,22],"acts":[2],"as":[3],"powerful":[4],"countermeasure":[5],"against":[6,34],"piracy":[7],"and":[8,78],"reverse":[9],"engineering":[10],"attacks":[11],"on":[12],"the":[13,25,46,58,86,94],"Integrated":[14],"circuit":[15,59],"(IC)":[16],"supply":[17],"chain.":[18],"Stripped":[19],"functionality":[20],"logic":[21,28],"(SFLL)":[23],"represents":[24],"state-of-the-art":[26],"in":[27,70],"locking.":[29],"SFLL":[30,69],"delivers":[31],"high":[32,54],"resilience":[33,79],"certain":[35],"attacks;":[36],"however,":[37],"it":[38,49],"can":[39],"protect":[40],"only":[41],"a":[42,53,71,82],"small":[43],"fraction":[44,84],"of":[45,85,96],"design.":[47,87],"Moreover,":[48],"fails":[50],"to":[51,99],"achieve":[52],"corruption":[55,76],"rate":[56,77],"at":[57],"outputs.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"explore":[65],"strategies":[66],"for":[67],"deploying":[68],"way":[72],"that":[73],"optimizes":[74],"both":[75],"while":[80],"protecting":[81],"large":[83],"The":[88],"proposed":[89],"joint":[90],"optimization":[91],"framework":[92],"leverages":[93],"principles":[95],"VLSI":[97],"testing":[98],"meet":[100],"desired":[101],"objectives":[102],"cost-effectively.":[103]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}