{"id":"https://openalex.org/W2922355734","doi":"https://doi.org/10.1109/iscas.2019.8702800","title":"Spatially Efficient In-Memory Addition Through Destructive and Non-Destructive Operations","display_name":"Spatially Efficient In-Memory Addition Through Destructive and Non-Destructive Operations","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2922355734","doi":"https://doi.org/10.1109/iscas.2019.8702800","mag":"2922355734"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067109059","display_name":"Alvaro Velasquez","orcid":"https://orcid.org/0000-0001-6757-105X"},"institutions":[{"id":"https://openalex.org/I1280414376","display_name":"United States Air Force Research Laboratory","ror":"https://ror.org/02e2egq70","country_code":"US","type":"facility","lineage":["https://openalex.org/I1280414376","https://openalex.org/I1330347796","https://openalex.org/I4210102105","https://openalex.org/I4389425425"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alvaro Velasquez","raw_affiliation_strings":["Information Directorate Air Force Research Laboratory, Rome, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Directorate Air Force Research Laboratory, Rome, NY","institution_ids":["https://openalex.org/I1280414376"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002952161","display_name":"Benjamin Shaia","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Shaia","raw_affiliation_strings":["Department of Computer Science, University of Central Florida, Orlando, FL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central Florida, Orlando, FL","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3982,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44214035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"464","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8506355285644531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7041150331497192},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.647124707698822},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.5240930914878845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.500826358795166},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.492587149143219},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4845101237297058},{"id":"https://openalex.org/keywords/nondestructive-testing","display_name":"Nondestructive testing","score":0.45228737592697144},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.339382529258728},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12051311135292053}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8506355285644531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041150331497192},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.647124707698822},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.5240930914878845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.500826358795166},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.492587149143219},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4845101237297058},{"id":"https://openalex.org/C56529433","wikidata":"https://www.wikidata.org/wiki/Q626700","display_name":"Nondestructive testing","level":2,"score":0.45228737592697144},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.339382529258728},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12051311135292053},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1512154764","https://openalex.org/W1578783943","https://openalex.org/W1985868795","https://openalex.org/W1986623396","https://openalex.org/W1999589880","https://openalex.org/W2004640050","https://openalex.org/W2004782555","https://openalex.org/W2018761720","https://openalex.org/W2025674646","https://openalex.org/W2053619330","https://openalex.org/W2061071837","https://openalex.org/W2062960066","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2075496750","https://openalex.org/W2081729575","https://openalex.org/W2122148191","https://openalex.org/W2136288682","https://openalex.org/W2163031927","https://openalex.org/W2345622364","https://openalex.org/W2407339173","https://openalex.org/W2522667948","https://openalex.org/W2526202524","https://openalex.org/W2588600679","https://openalex.org/W2760452677","https://openalex.org/W4242098806","https://openalex.org/W6704402733","https://openalex.org/W6745035724"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W2013839957","https://openalex.org/W3196607417"],"abstract_inverted_index":{"Compact":[0],"in-memory":[1],"circuits":[2],"for":[3,29,47],"implementing":[4],"n-bit":[5],"addition":[6],"with":[7],"varying":[8],"degrees":[9],"of":[10,43],"destructive":[11],"operations":[12],"are":[13,22,35],"presented.":[14],"The":[15,32],"non-destructive,":[16],"semi-destructive,":[17],"and":[18],"fully-destructive":[19],"adder":[20],"variants":[21],"posed":[23],"as":[24],"bounded":[25],"model":[26],"checking":[27],"procedures":[28],"design":[30],"synthesis.":[31],"resulting":[33],"designs":[34],"shown":[36],"to":[37,51],"be":[38],"state-of-the-art":[39],"in":[40],"the":[41],"number":[42],"execution":[44],"steps":[45],"required":[46],"computation":[48],"when":[49],"compared":[50],"other":[52],"serial":[53],"adders.":[54]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}