{"id":"https://openalex.org/W2943599612","doi":"https://doi.org/10.1109/iscas.2019.8702799","title":"A Sequence-Dependent Configurable PUF Based on 6T SRAM for Enhanced Challenge Response Space","display_name":"A Sequence-Dependent Configurable PUF Based on 6T SRAM for Enhanced Challenge Response Space","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943599612","doi":"https://doi.org/10.1109/iscas.2019.8702799","mag":"2943599612"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.4805,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8045846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hamming-distance","display_name":"Hamming distance","score":0.7232348322868347},{"id":"https://openalex.org/keywords/hamming-code","display_name":"Hamming code","score":0.7040361166000366},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.6843039989471436},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6658481955528259},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.6277076601982117},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5867601037025452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5722818374633789},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.5358039140701294},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5121510028839111},{"id":"https://openalex.org/keywords/sequence-space","display_name":"Sequence space","score":0.4719390273094177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4569329619407654},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4524867832660675},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45138341188430786},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34515419602394104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.315742164850235},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28315070271492004},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20475870370864868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.18748486042022705},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1600571870803833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15448808670043945},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.14136046171188354},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10883980989456177}],"concepts":[{"id":"https://openalex.org/C193319292","wikidata":"https://www.wikidata.org/wiki/Q272172","display_name":"Hamming distance","level":2,"score":0.7232348322868347},{"id":"https://openalex.org/C73150493","wikidata":"https://www.wikidata.org/wiki/Q853922","display_name":"Hamming code","level":4,"score":0.7040361166000366},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.6843039989471436},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6658481955528259},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.6277076601982117},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5867601037025452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5722818374633789},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.5358039140701294},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5121510028839111},{"id":"https://openalex.org/C30711495","wikidata":"https://www.wikidata.org/wiki/Q289411","display_name":"Sequence space","level":3,"score":0.4719390273094177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4569329619407654},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4524867832660675},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45138341188430786},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34515419602394104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.315742164850235},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28315070271492004},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20475870370864868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18748486042022705},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1600571870803833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15448808670043945},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.14136046171188354},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10883980989456177},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C132954091","wikidata":"https://www.wikidata.org/wiki/Q194397","display_name":"Banach space","level":2,"score":0.0},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W42037993","https://openalex.org/W1967501125","https://openalex.org/W2001067488","https://openalex.org/W2102576814","https://openalex.org/W2151759197","https://openalex.org/W2743833427","https://openalex.org/W2744835800","https://openalex.org/W2756765058","https://openalex.org/W2759671034","https://openalex.org/W6601790426","https://openalex.org/W6650704792","https://openalex.org/W6675028928"],"related_works":["https://openalex.org/W2943247777","https://openalex.org/W2740543340","https://openalex.org/W2371167013","https://openalex.org/W1493958394","https://openalex.org/W1582340598","https://openalex.org/W2794545997","https://openalex.org/W2584980534","https://openalex.org/W2182731056","https://openalex.org/W1600949677","https://openalex.org/W2779867339"],"abstract_inverted_index":{"This":[0,33,83],"work":[1],"proposes":[2],"a":[3,48,52],"2D":[4],"sequence-dependent":[5],"PUF":[6],"based":[7],"on":[8],"SRAM.":[9],"It":[10],"expands":[11],"challenge":[12],"to":[13,55,60,65,75],"response":[14],"pairs":[15],"(CRPs)":[16],"by":[17,36],"the":[18,38,57,88,103,121,127,143],"order":[19],"of":[20,40,105,137],"rows(sequence":[21],"length":[22,27,146],"\u2212":[23,28],"1)":[24,29],"\u00d7":[25],"columns(sequence":[26],"for":[30],"reliable":[31],"authentication.":[32],"is":[34,107,118,132],"achieved":[35],"configuring":[37],"sequence":[39,145],"SRAM":[41],"cell":[42,46],"selection.":[43],"Each":[44],"bit":[45,68,115],"has":[47],"vertical":[49],"word-line":[50,54],"and":[51,126],"horizontal":[53],"utilize":[56],"orthogonal":[58],"word-lines":[59],"connect":[61],"four":[62],"cells":[63],"simultaneously":[64],"generate":[66,76],"one":[67,81],"data.":[69],"The":[70,114,134],"proposed":[71],"technique":[72],"allows":[73],"us":[74],"multiple":[77],"data":[78],"maps":[79],"from":[80],"chip.":[82],"non-linear":[84],"behavior":[85],"also":[86],"makes":[87],"chip":[89,94],"more":[90],"secure.":[91],"A":[92],"test":[93],"was":[95,139],"fabricated":[96],"in":[97],"65":[98],"nm":[99],"CMOS":[100],"technology":[101],"with":[102,147],"area":[104,106],"12580":[108],"\u00b5m":[109],"<sup":[110],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[112],".":[113],"error":[116],"rate":[117],"3%":[119],"at":[120],"nominal":[122],"point":[123],"(0.8":[124],"V/20\u00b0C)":[125],"inter-hamming":[128],"distance":[129,136],"between":[130],"chips":[131],"0.497.":[133],"hamming":[135],"0.427":[138],"measured":[140],"when":[141],"using":[142],"same":[144],"different":[148],"orders.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}