{"id":"https://openalex.org/W2942563622","doi":"https://doi.org/10.1109/iscas.2019.8702789","title":"Wave Computing with Passive Memristive Networks","display_name":"Wave Computing with Passive Memristive Networks","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942563622","doi":"https://doi.org/10.1109/iscas.2019.8702789","mag":"2942563622"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/168771","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032970945","display_name":"Iosif-Angelos Fyrigos","orcid":"https://orcid.org/0000-0001-8032-1725"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Iosif-Angelos Fyrigos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088436387","display_name":"Vasileios Ntinas","orcid":"https://orcid.org/0000-0002-2367-5567"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Ntinas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Democritus University of Thrace, Komotini, GR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace, Komotini, GR","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036652783","display_name":"Andrew Adamatzky","orcid":"https://orcid.org/0000-0003-1073-2662"},"institutions":[{"id":"https://openalex.org/I178535277","display_name":"University of the West of England","ror":"https://ror.org/02nwg5t34","country_code":"GB","type":"education","lineage":["https://openalex.org/I178535277"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrew Adamatzky","raw_affiliation_strings":["Unconventional Computing Centre, University of the West of England, Bristol, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Unconventional Computing Centre, University of the West of England, Bristol, United Kingdom","institution_ids":["https://openalex.org/I178535277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087906790","display_name":"Victor Erokhin","orcid":"https://orcid.org/0000-0002-6297-5538"},"institutions":[{"id":"https://openalex.org/I4210096308","display_name":"Institute of Materials for Electronics and Magnetism","ror":"https://ror.org/00z8ws214","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210096308","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Victor Erokhin","raw_affiliation_strings":["Institute of Materials for Electronics and Magnetism, Parma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Materials for Electronics and Magnetism, Parma, Italy","institution_ids":["https://openalex.org/I4210096308"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063332575","display_name":"Antonio Rubio","orcid":"https://orcid.org/0000-0003-1625-1472"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Rubio","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Polyt\u00e9cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Polyt\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"453","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.902336597442627},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8731439113616943},{"id":"https://openalex.org/keywords/unconventional-computing","display_name":"Unconventional computing","score":0.8053569793701172},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6741961240768433},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5918266773223877},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.5574279427528381},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5401443839073181},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4963744282722473},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47195473313331604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46821072697639465},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.40023165941238403},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3889878988265991},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3506511151790619},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3397189676761627},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32888591289520264},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.25227826833724976},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2509646415710449},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23364144563674927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15797823667526245},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.153533935546875}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.902336597442627},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8731439113616943},{"id":"https://openalex.org/C23375383","wikidata":"https://www.wikidata.org/wiki/Q176499","display_name":"Unconventional computing","level":2,"score":0.8053569793701172},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6741961240768433},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5918266773223877},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.5574279427528381},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5401443839073181},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4963744282722473},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47195473313331604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46821072697639465},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.40023165941238403},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3889878988265991},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3506511151790619},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3397189676761627},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32888591289520264},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25227826833724976},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2509646415710449},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23364144563674927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15797823667526245},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.153533935546875},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2019.8702789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/362002","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/168771","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/362002","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/168771","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1527618531","https://openalex.org/W1592411342","https://openalex.org/W1970645895","https://openalex.org/W1982041693","https://openalex.org/W1989234200","https://openalex.org/W1994084517","https://openalex.org/W1996197315","https://openalex.org/W2027661786","https://openalex.org/W2036212869","https://openalex.org/W2037403179","https://openalex.org/W2052793545","https://openalex.org/W2060119082","https://openalex.org/W2076458330","https://openalex.org/W2080451019","https://openalex.org/W2095277363","https://openalex.org/W2112181056","https://openalex.org/W2133103935","https://openalex.org/W2141071915","https://openalex.org/W2162651880","https://openalex.org/W2503190914","https://openalex.org/W2506608867","https://openalex.org/W2588338741","https://openalex.org/W2801814485","https://openalex.org/W3021367112","https://openalex.org/W3139707496","https://openalex.org/W4235522894"],"related_works":["https://openalex.org/W3047178033","https://openalex.org/W2625840880","https://openalex.org/W2249862794","https://openalex.org/W2883480328","https://openalex.org/W4206735263","https://openalex.org/W2942563622","https://openalex.org/W4293054835","https://openalex.org/W2773100214","https://openalex.org/W4288255232","https://openalex.org/W2568035237"],"abstract_inverted_index":{"Since":[0],"CMOS":[1],"technology":[2],"approaches":[3],"its":[4],"physical":[5],"limits,":[6],"the":[7,89,96,99,103,129],"spotlight":[8],"of":[9,36,41,65,102,113],"computing":[10,17,23,74],"technologies":[11],"and":[12,28,62,68,86,123],"architectures":[13],"shifts":[14],"to":[15,47,109,117,124],"unconventional":[16],"approaches.":[18],"In":[19,78],"this":[20,79],"area,":[21],"novel":[22,100],"systems,":[24],"inspired":[25,81],"by":[26,82],"natural":[27],"mostly":[29],"nonelectronic":[30],"approaches,":[31],"provide":[32],"also":[33],"new":[34],"ways":[35],"performing":[37],"a":[38],"wide":[39],"range":[40],"computations,":[42],"from":[43],"simple":[44],"logic":[45],"gates":[46],"solving":[48],"computationally":[49],"hard":[50],"problems.":[51],"Reaction-diffusion":[52],"processes":[53,85],"constitute":[54],"an":[55],"information":[56,91],"processing":[57,92],"method,":[58],"occurs":[59],"in":[60,95,128],"nature":[61],"are":[63,107],"capable":[64],"massive":[66],"parallel":[67],"low-power":[69],"computing,":[70],"such":[71],"as":[72],"chemical":[73,84],"through":[75],"Belousov-Zhabotinsky":[76],"reaction.":[77],"paper,":[80],"these":[83],"based":[87],"on":[88],"wave-propagation":[90],"taking":[93],"place":[94],"reaction-diffusion":[97],"media,":[98],"characteristics":[101],"nanoelectronic":[104],"element":[105],"memristor":[106],"utilized":[108],"design":[110],"innovative":[111],"circuits":[112],"electronic":[114],"excitable":[115],"medium":[116],"perform":[118],"both":[119],"classical":[120],"(Boolean)":[121],"calculations":[122],"model":[125],"neuromorphic":[126],"computations":[127],"same":[130],"Memristor-RLC":[131],"(M-RLC)":[132],"reconfigurable":[133],"network.":[134]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}