{"id":"https://openalex.org/W2942945710","doi":"https://doi.org/10.1109/iscas.2019.8702687","title":"Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-V<sub>t</sub> Transistors with Current and Capacitance Balancing","display_name":"Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-V<sub>t</sub> Transistors with Current and Capacitance Balancing","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942945710","doi":"https://doi.org/10.1109/iscas.2019.8702687","mag":"2942945710"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048165540","display_name":"Vitor G. Lima","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Vitor G. Lima","raw_affiliation_strings":["Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064318827","display_name":"Guilherme Paim","orcid":"https://orcid.org/0000-0001-7809-9563"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme Paim","raw_affiliation_strings":["Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049999991","display_name":"Leandro M. G. Rocha","orcid":"https://orcid.org/0000-0003-2883-2768"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leandro M. G Rocha","raw_affiliation_strings":["Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104099144","display_name":"Leomar da Rosa","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar da Rosa","raw_affiliation_strings":["Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe Marques","raw_affiliation_strings":["Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0009-0009-2731-8864"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo A. C. da Costa","raw_affiliation_strings":["Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Electronic Engineering and Computing, Catholic University of Pelotas (UCPel), Pelotas","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010001207","display_name":"Vin\u00edcius Valduga de Almeida Camargo","orcid":"https://orcid.org/0000-0003-2006-3642"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Camargo","raw_affiliation_strings":["Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030974893","display_name":"Rafael Soares","orcid":"https://orcid.org/0000-0001-9493-7272"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael Soares","raw_affiliation_strings":["Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)"],"affiliations":[{"raw_affiliation_string":"Graduate Program on Computer Science (PPGC), Federal University of Pelotas (UFPel)","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Graduate Program in Microelectronics, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5048165540"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03583005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9312999844551086,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7600930333137512},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.6872193217277527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6402570009231567},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5929476618766785},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5339971780776978},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5229102969169617},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4591279923915863},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4254702627658844},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38367289304733276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3639152944087982},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2707475423812866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18107646703720093},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13722720742225647},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.07463613152503967},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07459193468093872}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7600930333137512},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.6872193217277527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6402570009231567},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5929476618766785},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5339971780776978},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5229102969169617},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4591279923915863},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4254702627658844},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38367289304733276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3639152944087982},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2707475423812866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18107646703720093},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13722720742225647},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.07463613152503967},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07459193468093872},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"},{"id":"https://openalex.org/F4320322904","display_name":"Financiadora de Estudos e Projetos","ror":"https://ror.org/030w99567"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W200116028","https://openalex.org/W1676092125","https://openalex.org/W1997856497","https://openalex.org/W2144630005","https://openalex.org/W2154909745","https://openalex.org/W2488679488","https://openalex.org/W4231098049","https://openalex.org/W6682554491"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2580743037","https://openalex.org/W2886135960","https://openalex.org/W2151687972","https://openalex.org/W2168217865","https://openalex.org/W1522300962"],"abstract_inverted_index":{"Secure":[0],"triple":[1],"track":[2],"logic":[3,19,45,123,150],"(STTL)":[4],"is":[5,22,87,178],"a":[6,88,98,184],"circuit-level":[7],"countermeasure":[8],"to":[9,24,27,76,111,160],"differential":[10],"power":[11],"analysis":[12],"(DPA)":[13],"attacks":[14,25],"based":[15],"on":[16,104],"dual-rail":[17],"precharge":[18],"(DPL).":[20],"STTL":[21,52],"robust":[23],"due":[26],"the":[28,35,39,44,50,55,60,77,113,118,128,138,161,164],"delay":[29],"insensitive":[30],"topology":[31,91],"characteristic":[32],"that":[33,66,94,145],"avoids":[34],"glitches":[36],"generated":[37],"by":[38],"different":[40,73],"path":[41],"delays,":[42],"before":[43],"gate":[46],"inputs":[47],"stabilize.":[48],"However,":[49],"main":[51,82],"drawbacks":[53],"are":[54],"validation":[56],"of":[57,84,100,154],"timing-robustness":[58],"and":[59,62,72,108,131,176],"unbalanced":[61],"asymmetric":[63],"transistors":[64],"arrangement":[65],"result":[67],"in":[68,152,183],"variable":[69],"internal":[70,74],"capacitances":[71],"paths":[75],"current":[78,106],"flow":[79],"behaviors.":[80],"The":[81],"contribution":[83],"this":[85],"work":[86],"new":[89],"STTL-based":[90],"called":[92],"MT-BSTTL":[93,146,166],"combines":[95],"multi-threshold":[96],"with":[97],"set":[99],"circuit":[101,186],"balancing":[102],"improvements":[103],"capacitance,":[105],"paths,":[107],"fan-in,":[109],"aiming":[110],"maximize":[112],"energy-efficiency":[114],"while":[115],"still":[116],"preserving":[117],"side-channel":[119],"attack-resistance.":[120],"Three":[121],"basic":[122],"gates":[124],"were":[125],"implemented":[126],"using":[127,137],"proposed":[129,165],"strategy":[130],"other":[132],"secure":[133],"transistor":[134],"topologies,":[135],"all":[136,148],"TSMC":[139],"40":[140],"nm":[141],"technology.":[142],"Results":[143],"show":[144],"outperforms":[147],"state-of-the-art":[149],"styles":[151],"terms":[153],"robustness":[155],"against":[156],"DPA":[157],"attacks.":[158],"Comparing":[159],"baseline":[162],"STTL,":[163],"is,":[167],"at":[168],"least,":[169],"50%":[170],"faster,":[171],"has":[172],"53.5%":[173],"higher":[174],"energy-efficient,":[175],"it":[177],"44%":[179],"more":[180],"robust,":[181],"incurring":[182],"40%":[185],"area":[187],"penalty.":[188]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}