{"id":"https://openalex.org/W2943438302","doi":"https://doi.org/10.1109/iscas.2019.8702601","title":"Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits","display_name":"Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943438302","doi":"https://doi.org/10.1109/iscas.2019.8702601","mag":"2943438302"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014796830","display_name":"Youngsoo Song","orcid":"https://orcid.org/0000-0002-7674-4722"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Song","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101764248","display_name":"Jinwook Jung","orcid":"https://orcid.org/0000-0002-9384-5277"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinwook Jung","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["School of Electrical Engineering, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6915488243103027},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.6863422989845276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5808202028274536},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5426145195960999},{"id":"https://openalex.org/keywords/quantum-tunnelling","display_name":"Quantum tunnelling","score":0.5237852334976196},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4942202866077423},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4649715721607208},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4414837062358856},{"id":"https://openalex.org/keywords/notice","display_name":"Notice","score":0.4396608769893646},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.43742895126342773},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3445313274860382},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3122231662273407},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.28853291273117065},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2798323631286621},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1691521406173706},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08277347683906555}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6915488243103027},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.6863422989845276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5808202028274536},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5426145195960999},{"id":"https://openalex.org/C120398109","wikidata":"https://www.wikidata.org/wiki/Q175751","display_name":"Quantum tunnelling","level":2,"score":0.5237852334976196},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4942202866077423},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4649715721607208},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4414837062358856},{"id":"https://openalex.org/C2779913896","wikidata":"https://www.wikidata.org/wiki/Q7063001","display_name":"Notice","level":2,"score":0.4396608769893646},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.43742895126342773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3445313274860382},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3122231662273407},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.28853291273117065},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2798323631286621},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1691521406173706},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08277347683906555},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1760284886","https://openalex.org/W2032197740","https://openalex.org/W2075586275","https://openalex.org/W2110436374","https://openalex.org/W2110584581","https://openalex.org/W2159738767","https://openalex.org/W2515718072","https://openalex.org/W2542085131","https://openalex.org/W2625553259","https://openalex.org/W4234093230","https://openalex.org/W6637907185","https://openalex.org/W6676848282","https://openalex.org/W6728890263"],"related_works":["https://openalex.org/W3018282762","https://openalex.org/W2558055997","https://openalex.org/W2791183434","https://openalex.org/W2353369313","https://openalex.org/W4400794747","https://openalex.org/W2004113442","https://openalex.org/W2020064877","https://openalex.org/W759823822","https://openalex.org/W2973068530","https://openalex.org/W2757604236"],"abstract_inverted_index":{"Tunneling":[0],"Field-Effect":[1],"Transistors":[2],"(TFETs)":[3],"have":[4],"a":[5,57,121,150],"potential":[6],"to":[7,15,59,83,103,110],"decrease":[8],"supply":[9],"voltage":[10],"of":[11,25,97,152],"integrated":[12],"circuits":[13],"thanks":[14],"the":[16,21,39,74,95,112],"superior":[17],"subthreshold":[18],"swing.":[19],"However,":[20],"source":[22],"and":[23,38],"drain":[24],"TFETs":[26],"are":[27,89],"doped":[28],"in":[29,33,41,50,52,66,73,135],"different":[30],"types":[31],"(one":[32],"n":[34],"<sup":[35,43],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36,44],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">+</sup>":[37,45],"other":[40],"p":[42],"),":[46],"which":[47,67,130],"raises":[48],"challenges":[49],"fabrication":[51,123,134],"sub-10nm":[53,136],"processes.":[54,137],"We":[55,91,118],"propose":[56,120],"method":[58,109],"optimize":[60],"standard":[61,99],"cell":[62,113],"layouts":[63,114],"for":[64],"TFETs,":[65],"consistent":[68],"doping":[69],"profile":[70],"is":[71,115],"maintained":[72],"vertical":[75],"direction":[76],"so":[77],"that":[78,94],"design":[79],"rule":[80],"violations":[81],"due":[82],"small":[84],"spacing":[85],"between":[86],"implantation":[87],"masks":[88],"resolved.":[90],"also":[92,116],"notice":[93],"footprints":[96],"some":[98],"cells":[100],"turn":[101],"out":[102],"be":[104],"rectilinear.":[105],"A":[106],"post-placement":[107],"optimization":[108],"join":[111],"addressed.":[117],"finally":[119],"TFET":[122,133],"process":[124],"using":[125],"self-aligned":[126],"quadruple":[127],"patterning":[128],"(SAQP),":[129],"can":[131],"enable":[132],"Our":[138],"proposed":[139],"methods":[140],"bring":[141],"about":[142],"4.5%":[143],"area":[144],"reduction,":[145],"based":[146],"on":[147],"experiments":[148],"with":[149],"set":[151],"test":[153],"circuits.":[154]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}