{"id":"https://openalex.org/W2942561789","doi":"https://doi.org/10.1109/iscas.2019.8702597","title":"An Approach to Compensate for Capacitor Mismatches in SAR ADC using Multiple Comparisons","display_name":"An Approach to Compensate for Capacitor Mismatches in SAR ADC using Multiple Comparisons","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942561789","doi":"https://doi.org/10.1109/iscas.2019.8702597","mag":"2942561789"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100743442","display_name":"Jinkyu Park","orcid":"https://orcid.org/0000-0002-6483-8457"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinkyu Park","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020170250","display_name":"Won Namgoong","orcid":null},"institutions":[{"id":"https://openalex.org/I113508548","display_name":"Albany State University","ror":"https://ror.org/01vme4277","country_code":"US","type":"education","lineage":["https://openalex.org/I113508548"]},{"id":"https://openalex.org/I392282","display_name":"University at Albany, State University of New York","ror":"https://ror.org/012zs8222","country_code":"US","type":"education","lineage":["https://openalex.org/I392282"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Won Namgoong","raw_affiliation_strings":["University of Albany, State University of New York, Albany, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Albany, State University of New York, Albany, NY, USA","institution_ids":["https://openalex.org/I392282","https://openalex.org/I113508548"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03501915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9424246549606323},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.9242047071456909},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.8432677984237671},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7766454219818115},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7493271827697754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6164301633834839},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5673350691795349},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4661102890968323},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.4524100124835968},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44922250509262085},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.43519487977027893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19501271843910217},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1881089210510254},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.1766047477722168},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16314470767974854}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9424246549606323},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.9242047071456909},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.8432677984237671},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7766454219818115},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7493271827697754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6164301633834839},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5673350691795349},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4661102890968323},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.4524100124835968},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44922250509262085},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.43519487977027893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19501271843910217},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1881089210510254},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.1766047477722168},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16314470767974854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702597","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702597","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1521045872","https://openalex.org/W1853703741","https://openalex.org/W1963856886","https://openalex.org/W1999118881","https://openalex.org/W2027349025","https://openalex.org/W2035956092","https://openalex.org/W2161944474","https://openalex.org/W2588496625","https://openalex.org/W6659272077"],"related_works":["https://openalex.org/W2759515872","https://openalex.org/W4206356469","https://openalex.org/W2904640696","https://openalex.org/W4390693196","https://openalex.org/W2207354743","https://openalex.org/W2416586275","https://openalex.org/W2341231357","https://openalex.org/W2511822798","https://openalex.org/W2542593952","https://openalex.org/W4378223939"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,14,31,73],"new":[4],"approach":[5,22],"to":[6,51],"compensate":[7,52],"for":[8,53],"mismatches":[9],"in":[10,43],"capacitor":[11,62],"array":[12],"of":[13,34,67,75,82,88],"successive-approximation-register":[15],"(SAR)":[16],"analog-to-digital":[17],"converter":[18],"(ADC).":[19],"The":[20],"proposed":[21,96],"employs":[23],"multiple":[24],"comparisons":[25],"per":[26],"bit":[27],"cycle":[28],"before":[29],"making":[30],"decision.":[32],"Instead":[33],"taking":[35],"the":[36,54,68,95],"majority":[37],"vote":[38],"as":[39,72],"has":[40],"been":[41],"done":[42],"existing":[44],"work,":[45],"different":[46,76],"threshold":[47,77],"values":[48],"are":[49],"used":[50],"transition":[55],"level":[56],"reference":[57],"voltage":[58],"errors":[59],"caused":[60],"by":[61],"mismatches.":[63],"A":[64],"closed-form":[65],"expression":[66],"effective":[69],"comparator":[70],"noise":[71],"function":[74],"value":[78],"shifts":[79],"and":[80,102],"number":[81],"votes":[83],"is":[84],"derived.":[85],"Simulation":[86],"results":[87],"an":[89],"8-bit":[90],"SAR":[91],"ADC":[92],"show":[93],"that":[94],"scheme":[97],"achieves":[98],"near":[99],"ideal":[100],"ENOB":[101],"SFDR":[103],"performance.":[104]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}