{"id":"https://openalex.org/W2943503487","doi":"https://doi.org/10.1109/iscas.2019.8702545","title":"Signal Shaping at Interface of Wireless Power Harvesting and AC Computational Logic","display_name":"Signal Shaping at Interface of Wireless Power Harvesting and AC Computational Logic","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943503487","doi":"https://doi.org/10.1109/iscas.2019.8702545","mag":"2943503487"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035068237","display_name":"Yuanfei Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuanfei Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022370622","display_name":"Tutu Wan","orcid":"https://orcid.org/0000-0002-4799-4079"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tutu Wan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049544106","display_name":"Milutin Stana\u0107evi\u0107","orcid":"https://orcid.org/0000-0003-0642-7964"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milutin Stanacevic","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I59553526"],"apc_list":null,"apc_paid":null,"fwci":0.7965,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62009754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"57","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7514892816543579},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6591986417770386},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5466058254241943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.541384220123291},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5397627353668213},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.5350353121757507},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.522655725479126},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5214016437530518},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5090426802635193},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48568710684776306},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4818321764469147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47044602036476135},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4351840913295746},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4306507110595703},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.39730820059776306},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34264522790908813},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3403552174568176},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3138595223426819},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2954165041446686},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2513445019721985},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22067326307296753},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1588417887687683}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7514892816543579},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6591986417770386},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5466058254241943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.541384220123291},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5397627353668213},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.5350353121757507},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.522655725479126},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5214016437530518},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5090426802635193},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48568710684776306},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4818321764469147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47044602036476135},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4351840913295746},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4306507110595703},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.39730820059776306},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34264522790908813},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3403552174568176},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3138595223426819},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2954165041446686},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2513445019721985},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22067326307296753},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1588417887687683},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306164","display_name":"Simons Foundation","ror":"https://ror.org/01cmst727"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1535211977","https://openalex.org/W1833962500","https://openalex.org/W1978951723","https://openalex.org/W2015853231","https://openalex.org/W2034151099","https://openalex.org/W2072076450","https://openalex.org/W2072641892","https://openalex.org/W2099292536","https://openalex.org/W2123299075","https://openalex.org/W2127739357","https://openalex.org/W2130436227","https://openalex.org/W2131862714","https://openalex.org/W2166399313","https://openalex.org/W2480496166","https://openalex.org/W2495379069","https://openalex.org/W2506289401","https://openalex.org/W2516025887","https://openalex.org/W2577043759","https://openalex.org/W2758162369","https://openalex.org/W2919062775","https://openalex.org/W4232247494","https://openalex.org/W6632096829","https://openalex.org/W6679343523","https://openalex.org/W6679459564","https://openalex.org/W6722247718"],"related_works":["https://openalex.org/W2328795814","https://openalex.org/W2580743037","https://openalex.org/W2894573466","https://openalex.org/W2965791759","https://openalex.org/W2121274992","https://openalex.org/W2359512385","https://openalex.org/W2554253794","https://openalex.org/W14815554","https://openalex.org/W2108907112","https://openalex.org/W2157784719"],"abstract_inverted_index":{"The":[0,38,84],"wirelessly":[1],"powered":[2],"adiabatic":[3,27,31],"logic":[4,28,32],"has":[5],"introduced":[6],"significant":[7],"power":[8,58,106],"savings":[9],"in":[10,79],"the":[11,14,24,44,57,67,70,96],"design":[12],"of":[13,21,23,66,69,99],"computational":[15],"logic.":[16],"We":[17],"explore":[18],"energy-efficient":[19],"interfacing":[20],"one":[22],"most":[25],"efficient":[26],"families,":[29],"pass-transistor":[30],"(PAL),":[33],"with":[34,89],"RF":[35],"harvested":[36],"signal.":[37],"interface":[39],"circuit,":[40],"signal":[41,60,71],"shaper,":[42,86],"transforms":[43],"bipolar":[45],"sinusoidal":[46,52],"input":[47],"voltage":[48],"to":[49],"nonnegative":[50],"unipolar":[51],"output":[53],"that":[54],"serves":[55],"as":[56,109,111],"clock":[59,102],"for":[61],"PAL.":[62],"A":[63],"theoretical":[64],"analysis":[65],"operation":[68],"shaper":[72],"is":[73],"presented":[74],"and":[75,104],"verified":[76],"using":[77,93],"simulations":[78],"65":[80],"nm":[81],"CMOS":[82],"technology.":[83],"designed":[85],"when":[87],"interfaced":[88],"8-bit":[90],"multiplier":[91],"implemented":[92],"PAL,":[94],"demonstrates":[95],"settling":[97],"time":[98],"a":[100],"few":[101],"periods":[103],"high":[105,110],"conversion":[107],"efficiency":[108],"90%.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}