{"id":"https://openalex.org/W2942592915","doi":"https://doi.org/10.1109/iscas.2019.8702524","title":"High-Level Engineering Change Through Programmable Datapath and SMT Solvers","display_name":"High-Level Engineering Change Through Programmable Datapath and SMT Solvers","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942592915","doi":"https://doi.org/10.1109/iscas.2019.8702524","mag":"2942592915"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052110149","display_name":"Qinhao Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qinhao Wang","raw_affiliation_strings":["Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053471252","display_name":"Amir Masoud Gharehbaghi","orcid":"https://orcid.org/0000-0002-0451-221X"},"institutions":[{"id":"https://openalex.org/I99501251","display_name":"National Institute Of Technology, Ishikawa College","ror":"https://ror.org/011srkg41","country_code":"JP","type":"education","lineage":["https://openalex.org/I99501251"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Amir Masoud Gharehbaghi","raw_affiliation_strings":["Ishikawa National College of Technology, Ishikawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ishikawa National College of Technology, Ishikawa, Japan","institution_ids":["https://openalex.org/I99501251"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I99501251","display_name":"National Institute Of Technology, Ishikawa College","ror":"https://ror.org/011srkg41","country_code":"JP","type":"education","lineage":["https://openalex.org/I99501251"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["Ishikawa National College of Technology, Ishikawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ishikawa National College of Technology, Ishikawa, Japan","institution_ids":["https://openalex.org/I99501251"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2155,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.31619145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9913721084594727},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.7798053026199341},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7379249930381775},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.7282872796058655},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.6196014285087585},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5830901861190796},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.5580553412437439},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5396291017532349},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5085474252700806},{"id":"https://openalex.org/keywords/boolean-data-type","display_name":"Boolean data type","score":0.4479491412639618},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3839225471019745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37540075182914734},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3639579117298126},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.363333135843277},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3187340199947357},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20544123649597168},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19538095593452454},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1424959897994995}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9913721084594727},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.7798053026199341},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7379249930381775},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.7282872796058655},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.6196014285087585},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5830901861190796},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.5580553412437439},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5396291017532349},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5085474252700806},{"id":"https://openalex.org/C7342684","wikidata":"https://www.wikidata.org/wiki/Q520777","display_name":"Boolean data type","level":2,"score":0.4479491412639618},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3839225471019745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37540075182914734},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3639579117298126},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.363333135843277},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3187340199947357},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20544123649597168},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19538095593452454},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1424959897994995}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1979903718","https://openalex.org/W1985685974","https://openalex.org/W2015416144","https://openalex.org/W2115118594","https://openalex.org/W2903358455","https://openalex.org/W3143952996","https://openalex.org/W4235567996","https://openalex.org/W6756935168"],"related_works":["https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W3149874529","https://openalex.org/W2942592915","https://openalex.org/W1505872263","https://openalex.org/W3000202925","https://openalex.org/W2518934056","https://openalex.org/W1546943373"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5],"technique":[6],"to":[7],"automatically":[8],"adjust":[9],"Register-transfer":[10],"level":[11],"(RTL)":[12],"implementation":[13],"for":[14],"Engineering":[15],"Change":[16],"Order":[17],"(ECO)":[18],"in":[19,71],"high":[20],"level.":[21],"Our":[22],"method":[23],"focuses":[24],"on":[25],"the":[26,44,48,88],"datapath":[27,49],"structure,":[28],"where":[29],"circuit":[30],"topologies":[31],"are":[32,38],"mostly,":[33],"and":[34,58],"only":[35],"partial":[36],"portions":[37],"replaced":[39],"by":[40,62],"programmable":[41],"datapath.":[42],"Exploring":[43],"correct":[45],"configuration":[46],"of":[47,87],"is":[50],"formulated":[51],"as":[52],"Quantified":[53],"Boolean":[54],"Formula":[55],"(QBF)":[56],"problem,":[57],"can":[59],"be":[60],"solved":[61],"using":[63],"Satisfiability":[64],"(SAT)":[65],"/Satisfiability":[66],"Modulo":[67],"Theories":[68],"(SMT)":[69],"solver":[70],"an":[72],"incremental":[73],"way":[74],"automatically.":[75],"The":[76],"experimental":[77],"results":[78],"with":[79],"several":[80],"example":[81],"cases":[82],"have":[83],"confirmed":[84],"that":[85],"effectiveness":[86],"proposed":[89],"method.":[90]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}