{"id":"https://openalex.org/W2942790605","doi":"https://doi.org/10.1109/iscas.2019.8702521","title":"Towards Wave Digital Memcomputing with Physical Memristor Models","display_name":"Towards Wave Digital Memcomputing with Physical Memristor Models","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942790605","doi":"https://doi.org/10.1109/iscas.2019.8702521","mag":"2942790605"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058238606","display_name":"Karlheinz Ochs","orcid":"https://orcid.org/0000-0002-1484-6125"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karlheinz Ochs","raw_affiliation_strings":["Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053157372","display_name":"Enver Solan","orcid":"https://orcid.org/0000-0003-0247-5651"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Enver Solan","raw_affiliation_strings":["Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080871745","display_name":"Dennis Michaelis","orcid":"https://orcid.org/0000-0002-2814-6197"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dennis Michaelis","raw_affiliation_strings":["Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075247816","display_name":"Maximilian Herbrechter","orcid":null},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Maximilian Herbrechter","raw_affiliation_strings":["Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":0.2422,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54018342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9334625005722046},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9248389005661011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7005760073661804},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5585146546363831},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5449132323265076},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5000464916229248},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49232351779937744},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.4268268942832947},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.382231742143631},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36909565329551697},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3602408766746521},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24053847789764404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19684427976608276},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13983580470085144}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9334625005722046},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9248389005661011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7005760073661804},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5585146546363831},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5449132323265076},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5000464916229248},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49232351779937744},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.4268268942832947},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.382231742143631},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36909565329551697},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3602408766746521},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24053847789764404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19684427976608276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13983580470085144},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1494152240","https://openalex.org/W1972580129","https://openalex.org/W2074357625","https://openalex.org/W2132228337","https://openalex.org/W2146941523","https://openalex.org/W2205573708","https://openalex.org/W2407882466","https://openalex.org/W2592472629","https://openalex.org/W2594662984","https://openalex.org/W2740627833","https://openalex.org/W2752379991","https://openalex.org/W2794684839","https://openalex.org/W2883071601","https://openalex.org/W2900178210","https://openalex.org/W3101291997","https://openalex.org/W3101779287","https://openalex.org/W6713437328","https://openalex.org/W6741863103","https://openalex.org/W6755617922"],"related_works":["https://openalex.org/W1980413812","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W2116326546","https://openalex.org/W2097637358","https://openalex.org/W2151104031","https://openalex.org/W2765435638","https://openalex.org/W2766377030","https://openalex.org/W3134372534"],"abstract_inverted_index":{"Self-organizing":[0],"circuits":[1,56],"are":[2,90],"subject":[3,48],"to":[4,18,38,49,51,69,103],"current":[5],"research,":[6,53],"especially":[7],"self-organizing":[8,13],"logic":[9],"gates":[10],"(SOLGs).":[11],"The":[12,86],"aspect":[14],"enables":[15],"the":[16,54,71,113],"latter":[17],"be":[19,26],"operated":[20],"`backwards',":[21],"meaning":[22],"that":[23,131],"outputs":[24],"can":[25],"used":[27],"as":[28,92],"inputs":[29],"and":[30,98],"vice":[31],"versa.":[32],"This":[33],"makes":[34],"SOLGs":[35,45,77],"potential":[36],"candidates":[37],"solve":[39,70],"mathematically":[40],"complex":[41],"problems":[42],"efficiently.":[43],"Although":[44],"have":[46],"been":[47],"up":[50],"date":[52],"investigated":[55],"center":[57],"around":[58],"purely":[59],"mathematical":[60],"models":[61],"of":[62,83,88],"memristors.":[63,85],"In":[64],"this":[65,109],"work,":[66],"we":[67,111],"aim":[68],"NP-complete":[72],"subset":[73,134],"sum":[74,135],"problem":[75,136],"with":[76],"based":[78],"on":[79],"a":[80,95,99,132],"physical":[81],"model":[82],"real":[84],"memristors":[87],"choice":[89],"RRAM-cells,":[91],"they":[93],"provide":[94],"promising":[96],"performance":[97],"fast":[100],"convergence":[101],"due":[102],"their":[104],"rapid":[105],"switching":[106],"behavior.":[107],"For":[108],"purpose,":[110],"exploit":[112],"wave":[114],"digital":[115],"emulation":[116,123],"technique":[117],"which":[118],"differs":[119],"from":[120],"many":[121],"other":[122],"techniques":[124],"by":[125],"preserving":[126],"passivity.":[127],"It":[128],"is":[129,137],"shown":[130],"simple":[133],"properly":[138],"solved.":[139]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}