{"id":"https://openalex.org/W2943446300","doi":"https://doi.org/10.1109/iscas.2019.8702453","title":"Efficient VHDL Implementation of an Upscaling Function for Real Time Video Applications","display_name":"Efficient VHDL Implementation of an Upscaling Function for Real Time Video Applications","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943446300","doi":"https://doi.org/10.1109/iscas.2019.8702453","mag":"2943446300"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076304832","display_name":"Pablo Rubio\u2010Ib\u00e1\u00f1ez","orcid":null},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pablo Rubio-Ibanez","raw_affiliation_strings":["Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016014147","display_name":"J. Javier Mart\u00ednez-\u00c1lvarez","orcid":null},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Javier Martinez-Alvarez","raw_affiliation_strings":["Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072325815","display_name":"Gin\u00e9s Dom\u00e9nech\u2010Asensi","orcid":"https://orcid.org/0000-0002-2419-9275"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gines Domenech-Asensi","raw_affiliation_strings":["Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Electronica, Tecnolog\u00eda de Computadoras y Proyectos, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3123212020"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8389871120452881},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7978262901306152},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7295041680335999},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.6325215697288513},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5670939683914185},{"id":"https://openalex.org/keywords/bilinear-interpolation","display_name":"Bilinear interpolation","score":0.5085629224777222},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4522913992404938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44314759969711304},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.4412403404712677},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4018312990665436},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27872151136398315},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.24579361081123352},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.21712735295295715},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17829829454421997},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1740506887435913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8389871120452881},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7978262901306152},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7295041680335999},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6325215697288513},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5670939683914185},{"id":"https://openalex.org/C205203396","wikidata":"https://www.wikidata.org/wiki/Q612143","display_name":"Bilinear interpolation","level":2,"score":0.5085629224777222},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4522913992404938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44314759969711304},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.4412403404712677},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4018312990665436},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27872151136398315},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.24579361081123352},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.21712735295295715},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17829829454421997},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1740506887435913}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2019.8702453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.upct.es:10317/8320","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/8702453","pdf_url":null,"source":{"id":"https://openalex.org/S4306401372","display_name":"Digital Repository (Polytechnic University of Cartagena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3123212020","host_organization_name":"Universidad Polit\u00e9cnica de Cartagena","host_organization_lineage":["https://openalex.org/I3123212020"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1609370743","https://openalex.org/W2071130857","https://openalex.org/W2151103935","https://openalex.org/W2157494358","https://openalex.org/W2417716951","https://openalex.org/W2785996895","https://openalex.org/W6716949536"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,6,21,59,62,66,83,87,90,100,103,124,135,139,149],"design":[4,101],"and":[5,102,116],"implementation":[7,45,104],"of":[8,23,61,65,86,93,99],"a":[9,15,39,106],"high-performance":[10],"area-efficient":[11],"upscaling":[12],"function":[13,19,137],"on":[14,105],"FPGA.":[16],"The":[17,43,119],"proposed":[18,120],"performs":[20],"resizing":[22],"real":[24],"time":[25],"video":[26],"images,":[27],"from":[28,138],"M":[29],"\u00d7":[30,35],"N":[31],"pixels":[32],"to":[33,57,147],"2M":[34],"2N":[36],"pixels,":[37],"using":[38,50,127,134],"bilinear":[40],"interpolation":[41],"method.":[42],"hardware":[44,94],"has":[46],"been":[47],"carried":[48],"out":[49],"an":[51,76],"RTL":[52],"structural":[53],"description":[54],"in":[55],"VHDL,":[56],"maximize":[58],"use":[60,92],"specific":[63],"resources":[64,71],"FPGA,":[67],"especially":[68],"its":[69],"memory":[70,78],"(BRAM).":[72],"For":[73],"this":[74,128],"purpose,":[75],"optimized":[77],"access":[79],"schema,":[80],"that":[81],"allows":[82],"best":[84],"performance":[85],"architecture":[88],"with":[89,131],"least":[91],"resources,":[95],"is":[96],"proposed.":[97],"Details":[98],"Zynq":[107],"UltraScale+":[108],"MPSoC":[109],"are":[110,145],"given,":[111],"as":[112,114],"well":[113],"speed-performance":[115],"area":[117],"utilization.":[118],"solution":[121],"significantly":[122],"improves":[123],"results":[125],"achieved":[126],"schema":[129],"compared":[130],"those":[132],"obtained":[133],"Resize":[136],"Xilinx":[140],"OpenCV":[141],"library,":[142],"when":[143],"both":[144],"configured":[146],"obtain":[148],"same":[150],"spatial":[151],"transformation.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}