{"id":"https://openalex.org/W2943059229","doi":"https://doi.org/10.1109/iscas.2019.8702450","title":"Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design","display_name":"Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943059229","doi":"https://doi.org/10.1109/iscas.2019.8702450","mag":"2943059229"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076604960","display_name":"Aparna Shreedhar","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"A. Shreedhar","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"K.-S. Chong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088626085","display_name":"Ne Kyaw Zwa Lwin","orcid":"https://orcid.org/0000-0001-7506-0380"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"N. K. Z. Lwin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065540580","display_name":"Nay Aung Kyaw","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"N. A. Kyaw","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021192385","display_name":"L. Nalangilli","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"L. Nalangilli","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101786512","display_name":"Wei Shu","orcid":"https://orcid.org/0009-0008-7619-4610"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"W. Shu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"J. S. Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"B.-H. Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5076604960"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.5402,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87144252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.801755964756012},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.6710444092750549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6464157104492188},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6231085658073425},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5872040390968323},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5516881346702576},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5122544169425964},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5001037120819092},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46461403369903564},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46018606424331665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3450084924697876},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28894850611686707},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1867443323135376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1674347221851349},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11760425567626953},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10292136669158936},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09611493349075317}],"concepts":[{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.801755964756012},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.6710444092750549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6464157104492188},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6231085658073425},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5872040390968323},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5516881346702576},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5122544169425964},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5001037120819092},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46461403369903564},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46018606424331665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3450084924697876},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28894850611686707},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1867443323135376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1674347221851349},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11760425567626953},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10292136669158936},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09611493349075317},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W270847108","https://openalex.org/W1514141030","https://openalex.org/W1541098965","https://openalex.org/W1571368811","https://openalex.org/W1986238573","https://openalex.org/W2051092782","https://openalex.org/W2068220298","https://openalex.org/W2112244944","https://openalex.org/W2114972738","https://openalex.org/W2149174385","https://openalex.org/W2162087946","https://openalex.org/W2164724325","https://openalex.org/W2526102565","https://openalex.org/W2588358803","https://openalex.org/W2734948377","https://openalex.org/W2763830646","https://openalex.org/W2889579243","https://openalex.org/W6609907753","https://openalex.org/W6677036316","https://openalex.org/W6682116788","https://openalex.org/W6683512686","https://openalex.org/W6728086967","https://openalex.org/W6733683335","https://openalex.org/W6754416660"],"related_works":["https://openalex.org/W2308335786","https://openalex.org/W2086855029","https://openalex.org/W2787635923","https://openalex.org/W2580446878","https://openalex.org/W2060067973","https://openalex.org/W1988248274","https://openalex.org/W3208050235","https://openalex.org/W4205653939","https://openalex.org/W4287590888","https://openalex.org/W4205993785"],"abstract_inverted_index":{"We":[0,13],"present":[1],"a":[2],"low":[3,16],"gate-count":[4,17],"ultra-small":[5,161],"area":[6,122,131,162],"nano":[7],"advanced":[8],"encryption":[9],"standard":[10],"(AES)":[11],"design.":[12,155],"achieve":[14],"the":[15,19,26,45,56,59,66,76,84,88,92,129,136,143,150],"by":[18,82],"following":[20],"means.":[21],"First,":[22],"we":[23,43,98],"repeatedly":[24],"reuse":[25],"area-critical":[27],"circuits,":[28],"i.e.":[29],"one":[30,36],"8-bit":[31],"Substitute-Box":[32],"(S-Box)":[33],"circuit":[34,61],"and":[35,94,105,118],"32-bit":[37,68],"MixColumn":[38,60,95],"circuit,":[39],"for":[40,103,160],"AES.":[41],"Second,":[42],"cascade":[44],"input":[46,69,89],"flip-flops":[47],"(FFs)":[48],"with":[49],"our":[50,112,140],"data":[51,85],"transfer":[52],"architecture":[53],"so":[54],"that":[55],"outputs":[57],"of":[58,135],"are":[62],"connected":[63],"directly":[64],"to":[65,87,114,119,128],"first":[67],"FFs":[70,90],"without":[71],"extra":[72],"multiplexing":[73],"circuits.":[74],"Third,":[75],"ShiftRow":[77],"operation":[78],"is":[79,158],"implicitly":[80],"performed":[81],"assigning":[83],"sequence":[86],"(during":[91],"S-Box":[93],"operations).":[96],"Fourth,":[97],"use":[99],"independent":[100],"XOR":[101],"gates":[102],"AddRound":[104],"KeyExpansion":[106],"operations.":[107],"The":[108],"collective":[109],"means":[110],"enables":[111],"design":[113,141,157],"feature":[115],"1457":[116],"gates,":[117],"occupy":[120],"100um\u00d7100um":[121],"@":[123],"65nm":[124,133],"CMOS.":[125],"When":[126],"compared":[127],"normalized":[130,145],"(@":[132],"CMOS)":[134],"reported":[137,153],"AES":[138,154],"designs,":[139],"features":[142],"smallest":[144],"area,":[146],"10%":[147],"smaller":[148],"than":[149],"most":[151],"competitive":[152],"Our":[156],"targeted":[159],"applications":[163],"including":[164],"biomedical":[165],"applications.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}