{"id":"https://openalex.org/W2943630064","doi":"https://doi.org/10.1109/iscas.2019.8702335","title":"A 10T SRAM Cell with Enhanced Read Sensing Margin and Weak NMOS Keeper for Large Signal Sensing to Improve VDDMIN","display_name":"A 10T SRAM Cell with Enhanced Read Sensing Margin and Weak NMOS Keeper for Large Signal Sensing to Improve VDDMIN","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943630064","doi":"https://doi.org/10.1109/iscas.2019.8702335","mag":"2943630064"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110453343","display_name":"M. Sultan M. Siddiqui","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Sultan M . Siddiqui","raw_affiliation_strings":["Solutions Group, SYNOPSYS, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, SYNOPSYS, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044374867","display_name":"Sudhir Kumar Sharma","orcid":"https://orcid.org/0000-0001-7354-8454"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudhir Kumar Sharma","raw_affiliation_strings":["Solutions Group, SYNOPSYS, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, SYNOPSYS, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005416052","display_name":"Saurabh Porwal","orcid":"https://orcid.org/0000-0003-0847-3550"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saurabh Porwal","raw_affiliation_strings":["Solutions Group, SYNOPSYS, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, SYNOPSYS, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073812649","display_name":"Khatik Bhagvan Pannalal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Khatik Bhagvan Pannalal","raw_affiliation_strings":["Solutions Group, SYNOPSYS, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, SYNOPSYS, Noida, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037528727","display_name":"Sudhir Kumar","orcid":"https://orcid.org/0000-0002-4052-7099"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudhir Kumar","raw_affiliation_strings":["Solutions Group, SYNOPSYS, Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, SYNOPSYS, Noida, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.593,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79876508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9611395597457886},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.939336895942688},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7539911270141602},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5069015622138977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4452402591705322},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4395349621772766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3962436020374298},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.375641405582428},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.341594934463501},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29108870029449463},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.28640133142471313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2679246962070465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2362641990184784}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9611395597457886},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.939336895942688},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7539911270141602},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5069015622138977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4452402591705322},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4395349621772766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3962436020374298},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.375641405582428},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.341594934463501},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29108870029449463},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.28640133142471313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2679246962070465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2362641990184784},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1918935455","https://openalex.org/W1998798369","https://openalex.org/W2008362573","https://openalex.org/W2017216250","https://openalex.org/W2045074698","https://openalex.org/W2105175332","https://openalex.org/W2106264726","https://openalex.org/W2127190809","https://openalex.org/W2129756800","https://openalex.org/W2134666877","https://openalex.org/W2144289559","https://openalex.org/W2162173214","https://openalex.org/W2288931810","https://openalex.org/W2525412184","https://openalex.org/W6679062542","https://openalex.org/W6680122451","https://openalex.org/W6684073087"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411"],"abstract_inverted_index":{"One":[0],"read-write":[1],"8T":[2,66,90],"SRAM":[3,28,54,67,74],"cell":[4,29,55,75],"with":[5,36,121,147],"decoupled":[6],"read":[7,11],"port":[8],"suffer":[9],"data-dependent":[10],"bit":[12],"line":[13],"leakage,":[14],"limiting":[15],"VDDMIN":[16,101,126],"of":[17,82],"SRAMs":[18],"in":[19,30,88],"deep":[20],"submicron":[21],"technologies.":[22],"This":[23],"paper":[24],"proposes":[25],"a":[26,31,95],"10T":[27,53,73],"typical":[32],"sub-10nm":[33],"FinFET":[34],"technology":[35],"data-independent":[37,56],"RBL":[38,42,57,78,109],"leakage":[39,58],"and":[40,47,102,123,129,149],"enhanced":[41],"sensing":[43,79,110],"margin:":[44],"both":[45],"voltage":[46,80],"time":[48],"window":[49],"to":[50,64,86,99],"improve":[51,100],"VDDMIN.":[52],"is":[59],"improved":[60,140],"by":[61,127],"15%":[62],"compared":[63,85],"conventional":[65,89,112,133,152],"cell.":[68],"At":[69],"VDD=0.3V,":[70],"our":[71,142],"proposed":[72,94,117,143],"show":[76],"significant":[77],"improvement":[81],"155mV":[83],"(~8.2x)":[84],"19mV":[87],"SRAM.":[91],"We":[92],"also":[93,139],"weak":[96,113,118,144,153],"NMOS":[97,119,145],"keeper":[98,120,146,155],"Read":[103,136],"`0'":[104,137],"delay":[105,138],"for":[106,141],"large":[107],"signal":[108],"vs.":[111],"PMOS":[114,134,154],"keeper.":[115,135],"Our":[116],"NFIN=2":[122,148],"NFIN=3":[124,150],"improves":[125],"50mV":[128],"90mV":[130],"respectively":[131],"against":[132,151],"(0.15\u00d7":[156],"at":[157],"VDD=0.5V).":[158]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}