{"id":"https://openalex.org/W2943399748","doi":"https://doi.org/10.1109/iscas.2019.8702333","title":"A Low Area Overhead Design for High-Performance General-Synchronous Circuits with Speculative Execution","display_name":"A Low Area Overhead Design for High-Performance General-Synchronous Circuits with Speculative Execution","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943399748","doi":"https://doi.org/10.1109/iscas.2019.8702333","mag":"2943399748"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101424734","display_name":"Shimpei Sato","orcid":"https://orcid.org/0000-0003-0292-1391"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shimpei Sato","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078415912","display_name":"Eijiro Sassa","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Eijiro Sassa","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057663080","display_name":"Yuta Ukon","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Ukon","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100710412","display_name":"Atsushi Takahashi","orcid":"https://orcid.org/0000-0003-3821-5325"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Takahashi","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101424734"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46008349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"82","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7822186946868896},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6063461899757385},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5363335609436035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5123049020767212},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.47741925716400146},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4618462920188904},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4485732316970825},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4288618862628937},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41782325506210327},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4088365137577057},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3694983720779419},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11199811100959778},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09461960196495056},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07252568006515503}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7822186946868896},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6063461899757385},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5363335609436035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5123049020767212},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.47741925716400146},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4618462920188904},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4485732316970825},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4288618862628937},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41782325506210327},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4088365137577057},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3694983720779419},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11199811100959778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09461960196495056},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07252568006515503},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1511469799","https://openalex.org/W1930768720","https://openalex.org/W1995089341","https://openalex.org/W2011778848","https://openalex.org/W2057469900","https://openalex.org/W2101051187","https://openalex.org/W2104677471","https://openalex.org/W2106648230","https://openalex.org/W2129314919","https://openalex.org/W2137807823","https://openalex.org/W2156628821","https://openalex.org/W2169281837","https://openalex.org/W4236432903","https://openalex.org/W4239974125","https://openalex.org/W6618046558","https://openalex.org/W7005130636"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W4386968318","https://openalex.org/W2090237663","https://openalex.org/W2174922170","https://openalex.org/W1506442459","https://openalex.org/W853533475","https://openalex.org/W4308823727","https://openalex.org/W2147595938","https://openalex.org/W4321517886"],"abstract_inverted_index":{"In":[0,57],"order":[1],"to":[2,37,113],"obtain":[3],"higher":[4],"performance":[5,19,106],"of":[6,15,41,84],"digital":[7,64],"circuits":[8],"in":[9,52],"advanced":[10],"technology":[11],"nodes,":[12],"the":[13,39,42,49],"effects":[14],"delay":[16,43,50,79,96],"variability":[17,51],"on":[18],"should":[20],"be":[21],"reduced":[22,91],"as":[23,25],"much":[24],"possible":[26],"with":[27,68,71,78,95,108],"less":[28,72],"overheads.":[29],"Clock":[30],"scheduling":[31,77,94,118],"and":[32,48,119],"speculative":[33,69,121],"execution":[34],"have":[35],"potential":[36],"ease":[38],"influence":[40],"difference":[44],"among":[45],"signal":[46,54],"paths":[47],"each":[53],"path,":[55],"respectively.":[56],"this":[58],"paper,":[59],"we":[60],"propose":[61],"a":[62,101,114],"high-performance":[63],"circuit":[65,103,115],"design":[66],"method":[67],"executions":[70],"overhead":[73,111],"by":[74,92],"utilizing":[75],"clock":[76,93,117],"insertions":[80],"effectively.":[81],"The":[82],"necessity":[83],"speculations":[85],"that":[86,100],"cause":[87],"overheads":[88],"is":[89],"effectively":[90],"insertion.":[97],"Experiments":[98],"show":[99],"generated":[102],"achieves":[104],"26%":[105],"improvement":[107],"1.3%":[109],"area":[110],"compared":[112],"without":[116,120],"execution.":[122]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}