{"id":"https://openalex.org/W2943796534","doi":"https://doi.org/10.1109/iscas.2019.8702247","title":"Switched State-Space Model for High Speed Current-Steering Digital-to-Analog Converter","display_name":"Switched State-Space Model for High Speed Current-Steering Digital-to-Analog Converter","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943796534","doi":"https://doi.org/10.1109/iscas.2019.8702247","mag":"2943796534"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064927388","display_name":"Patrick Valet","orcid":"https://orcid.org/0000-0003-2189-697X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Patrick Valet","raw_affiliation_strings":["Connected Home Division, Intel Austria GmbH Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Connected Home Division, Intel Austria GmbH Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052954260","display_name":"Dario Giotta","orcid":"https://orcid.org/0009-0009-8928-9464"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dario Giotta","raw_affiliation_strings":["Connected Home Division, Intel Austria GmbH Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Connected Home Division, Intel Austria GmbH Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060375361","display_name":"Stefan Trampitsch","orcid":"https://orcid.org/0000-0003-2765-5034"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan Trampitsch","raw_affiliation_strings":["Connected Home Division, Intel Austria GmbH Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Connected Home Division, Intel Austria GmbH Villach, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046459259","display_name":"Andrea M. Tonello","orcid":"https://orcid.org/0000-0002-9873-2407"},"institutions":[{"id":"https://openalex.org/I4210166741","display_name":"University of Klagenfurt","ror":"https://ror.org/05q9m0937","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210166741"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andrea Tonello","raw_affiliation_strings":["Networked & Embedded Systems, Klagenfurt University, Klagenfurt, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Networked & Embedded Systems, Klagenfurt University, Klagenfurt, Austria","institution_ids":["https://openalex.org/I4210166741"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1994,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.4994948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5714707374572754},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.5595897436141968},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4911341369152069},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4663879871368408},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.453548789024353},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.4169355034828186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4061262011528015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22049108147621155},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1839166283607483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5714707374572754},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.5595897436141968},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4911341369152069},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4663879871368408},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.453548789024353},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.4169355034828186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4061262011528015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22049108147621155},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1839166283607483},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W83533993","https://openalex.org/W1534096605","https://openalex.org/W1940701223","https://openalex.org/W2036604277","https://openalex.org/W2052985242","https://openalex.org/W2075444547","https://openalex.org/W2093301990","https://openalex.org/W2101397645","https://openalex.org/W2111434926","https://openalex.org/W2114128587","https://openalex.org/W2153019368","https://openalex.org/W2177346941","https://openalex.org/W2892043033","https://openalex.org/W6676991638","https://openalex.org/W6754496075"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1982412832","https://openalex.org/W4244464241","https://openalex.org/W2384573129","https://openalex.org/W2351224547","https://openalex.org/W2358945257","https://openalex.org/W2060160031","https://openalex.org/W2572678967","https://openalex.org/W2954178437","https://openalex.org/W2760143382"],"abstract_inverted_index":{"This":[0,74],"paper":[1],"proposes":[2],"a":[3,13],"time":[4,23],"domain":[5],"behavioral":[6,36],"model":[7,52,88],"for":[8],"dynamic":[9],"switching":[10],"effects":[11],"of":[12,30,80,85,95],"current-steering":[14],"digital-to-analog":[15],"converter":[16],"(CS-DAC)":[17],"which":[18],"shortens":[19],"the":[20,40,43,49,69,72,86,96,100],"simulation":[21],"run":[22],"while":[24],"still":[25],"providing":[26],"reasonable":[27],"accuracy.":[28],"Instead":[29],"implementing":[31],"it":[32,58],"with":[33,48],"commonly":[34],"used":[35],"models":[37],"such":[38],"as":[39],"Wiener":[41],"model,":[42],"analysis":[44],"framework":[45],"is":[46,59,107],"obtained":[47],"switched":[50,56],"state-space":[51],"(SSM)":[53],"approach.":[54],"With":[55],"SSMs":[57],"possible":[60],"to":[61,78,91],"directly":[62],"incorporate":[63],"element":[64],"mismatches":[65],"and":[66],"parasitics":[67],"from":[68],"design":[70,98],"into":[71],"model.":[73],"provides":[75],"greater":[76],"flexibility":[77],"designers":[79],"data":[81],"converters.":[82],"The":[83,103],"results":[84],"proposed":[87],"are":[89],"compared":[90],"transistor":[92],"level":[93],"simulations":[94],"real":[97],"in":[99],"frequency":[101],"domain.":[102],"achieved":[104],"speedup":[105],"factor":[106],">":[108],"1000.":[109]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}