{"id":"https://openalex.org/W2943599228","doi":"https://doi.org/10.1109/iscas.2019.8702240","title":"A 20 Gb/s 3.8 pJ/bit 1:4 Demux in 45-nm CMOS","display_name":"A 20 Gb/s 3.8 pJ/bit 1:4 Demux in 45-nm CMOS","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943599228","doi":"https://doi.org/10.1109/iscas.2019.8702240","mag":"2943599228"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101442022","display_name":"Sami Ur Rehman","orcid":"https://orcid.org/0000-0001-7273-3375"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. U. Rehman","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. M. Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112433918","display_name":"Vincent Ries","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"V. Ries","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071437638","display_name":"Ali Ferchichi","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Ferchichi","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001982662","display_name":"Florian Protze","orcid":"https://orcid.org/0000-0002-6950-6814"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Protze","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Carta","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.3982,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.44811005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demultiplexer","display_name":"Demultiplexer","score":0.9333595037460327},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8687677383422852},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7934865951538086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4992508888244629},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.46261507272720337},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4349576532840729},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.41735750436782837},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4157077670097351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40556323528289795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2801549434661865},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.19652622938156128}],"concepts":[{"id":"https://openalex.org/C74819829","wikidata":"https://www.wikidata.org/wiki/Q5256428","display_name":"Demultiplexer","level":4,"score":0.9333595037460327},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8687677383422852},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7934865951538086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4992508888244629},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.46261507272720337},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4349576532840729},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.41735750436782837},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4157077670097351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40556323528289795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2801549434661865},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.19652622938156128},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494885616","https://openalex.org/W1921534638","https://openalex.org/W2042904663","https://openalex.org/W2128761630","https://openalex.org/W2330560465","https://openalex.org/W2883232255","https://openalex.org/W2912699043"],"related_works":["https://openalex.org/W2134307395","https://openalex.org/W2073166047","https://openalex.org/W2052298669","https://openalex.org/W336029789","https://openalex.org/W1974791524","https://openalex.org/W2098328316","https://openalex.org/W2385092531","https://openalex.org/W2047376866","https://openalex.org/W2088903009","https://openalex.org/W4386782782"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,21,24,31,36,60,64,72,103,111,115],"design":[4,22],"and":[5,68,95],"characterization":[6],"of":[7,23,35,48,63,84,90,93,100,119],"a":[8,39,81,88],"low":[9],"power":[10],"20":[11,107],"Gb/s":[12,108],"1:4":[13,37,78,109],"demultiplexer":[14],"(Demux)":[15],"in":[16],"45-nm":[17],"SOI":[18],"CMOS.":[19],"For":[20],"latch,":[25],"which":[26,55],"is":[27,44],"used":[28,57],"primarily":[29],"inside":[30,71],"key":[32],"building":[33],"blocks":[34],"Demux,":[38,73],"power-speed":[40],"optimized":[41],"current-scaling":[42],"methodology":[43],"provided.":[45],"The":[46,76],"results":[47],"an":[49,97],"electromagnetic":[50],"(EM)":[51],"3D":[52],"field":[53],"solver,":[54],"was":[56],"to":[58],"simulate":[59],"high-frequency":[61],"performance":[62],"most":[65],"critical":[66],"data":[67],"clock":[69],"paths":[70],"are":[74],"presented.":[75],"designed":[77],"Demux":[79,113],"uses":[80],"supply":[82],"voltage":[83],"1":[85],"V,":[86],"dissipates":[87],"total":[89],"77":[91],"mW":[92],"power,":[94],"occupies":[96],"active":[98],"area":[99],"0.122mm2.":[101],"Among":[102],"reported":[104],"inductorless":[105],"CMOS":[106],"Demuxes,":[110],"presented":[112],"achieves":[114],"best":[116],"energy":[117],"figure":[118],"3.8":[120],"pJ/bit.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}