{"id":"https://openalex.org/W2943588296","doi":"https://doi.org/10.1109/iscas.2019.8702231","title":"High Throughput/Gate FN-Based Hardware Architectures for AES-OTR","display_name":"High Throughput/Gate FN-Based Hardware Architectures for AES-OTR","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943588296","doi":"https://doi.org/10.1109/iscas.2019.8702231","mag":"2943588296"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034718952","display_name":"Rei Ueno","orcid":"https://orcid.org/0000-0002-9754-6792"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Rei Ueno","raw_affiliation_strings":["RIEC, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"RIEC, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069532722","display_name":"Naofumi Homma","orcid":"https://orcid.org/0000-0003-0864-3126"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naofumi Homma","raw_affiliation_strings":["RIEC, Tohoku University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"RIEC, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043128585","display_name":"Tomonori Iida","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomonori Iida","raw_affiliation_strings":["Y.D.K.CO., LTD, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Y.D.K.CO., LTD, Tokyo, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021671673","display_name":"Kazuhiko Minematsu","orcid":"https://orcid.org/0000-0002-3427-6772"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuhiko Minematsu","raw_affiliation_strings":["NEC Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"NEC Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034718952"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.7001,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77319183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.7437251806259155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7295960187911987},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.693923830986023},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6808730363845825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.664324939250946},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.597184419631958},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.5585778951644897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.544638454914093},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5440915822982788},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5224182605743408},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3425152897834778},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1374746561050415},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.103680819272995}],"concepts":[{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.7437251806259155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7295960187911987},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.693923830986023},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6808730363845825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.664324939250946},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.597184419631958},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.5585778951644897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.544638454914093},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5440915822982788},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5224182605743408},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3425152897834778},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1374746561050415},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.103680819272995},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332178","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1529674521","https://openalex.org/W1990395488","https://openalex.org/W2125736298","https://openalex.org/W2136620663","https://openalex.org/W2155115217","https://openalex.org/W2163005041","https://openalex.org/W2198140127","https://openalex.org/W2483531633","https://openalex.org/W2950213614","https://openalex.org/W6631801868","https://openalex.org/W6763800174"],"related_works":["https://openalex.org/W2535937672","https://openalex.org/W2065728071","https://openalex.org/W2974007835","https://openalex.org/W1881797464","https://openalex.org/W3013872398","https://openalex.org/W2169250951","https://openalex.org/W3008763237","https://openalex.org/W2051092782","https://openalex.org/W1607717257","https://openalex.org/W2181803494","https://openalex.org/W2541639725","https://openalex.org/W2286191520","https://openalex.org/W1999683609","https://openalex.org/W3200501407","https://openalex.org/W2540714029","https://openalex.org/W2737766169","https://openalex.org/W2054190767","https://openalex.org/W1995730173","https://openalex.org/W1595409632","https://openalex.org/W2534042242"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"high":[3],"throughput/gates":[4,104],"Feistel":[5],"network":[6],"(FN)-based":[7],"AES-OTR":[8,11,28,65],"hardware":[9,47,57,66,91],"architectures.":[10,67],"is":[12,29,48],"an":[13],"authenticated":[14],"encryption":[15],"(AE)":[16],"scheme":[17],"as":[18],"a":[19],"block":[20],"cipher":[21],"mode":[22],"of":[23,31,55,80],"operation":[24],"using":[25,37],"AES.":[26],"While":[27],"one":[30],"the":[32,77,88,106],"most":[33],"theoretically":[34],"efficient":[35,64],"AEs":[36],"AES":[38],"and":[39,100,116],"has":[40],"superior":[41],"features,":[42],"its":[43,56],"practical":[44],"efficiency":[45],"in":[46],"unclear":[49],"due":[50],"to":[51,70,86],"no":[52],"known":[53],"reports":[54],"implementation.":[58],"In":[59,68],"this":[60],"paper,":[61],"we":[62],"present":[63],"contrast":[69],"conventional":[71],"AE":[72,110],"architectures,":[73],"our":[74],"architecture":[75],"forms":[76],"2-round":[78],"FN":[79],"OTR,":[81],"which":[82],"makes":[83],"it":[84],"easy":[85],"integrate":[87],"peripheral":[89],"into":[90],"for":[92],"OTR":[93],"operations.":[94],"The":[95],"proposed":[96],"architectures":[97],"had":[98],"2.4":[99],"13.5":[101],"times":[102],"higher":[103],"than":[105],"de":[107],"facto":[108],"standard":[109],"(i.e.,":[111],"AES-GCM)":[112],"core":[113],"on":[114],"FPGA":[115],"ASIC,":[117],"respectively,":[118],"through":[119],"logic":[120],"syntheses.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}