{"id":"https://openalex.org/W2942762614","doi":"https://doi.org/10.1109/iscas.2019.8702189","title":"Optimized Implementation of Neuromorphic HATS Algorithm on FPGA","display_name":"Optimized Implementation of Neuromorphic HATS Algorithm on FPGA","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942762614","doi":"https://doi.org/10.1109/iscas.2019.8702189","mag":"2942762614"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005218802","display_name":"Khushal Sethi","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Khushal Sethi","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005218802"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.3577,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59607383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8519138097763062},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7439332008361816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.728259801864624},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46938440203666687},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4227299094200134},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3541424870491028},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32221895456314087},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27024808526039124},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.24554318189620972}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8519138097763062},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7439332008361816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.728259801864624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46938440203666687},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4227299094200134},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3541424870491028},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32221895456314087},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27024808526039124},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.24554318189620972}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W186834029","https://openalex.org/W754618436","https://openalex.org/W1645800954","https://openalex.org/W1980178290","https://openalex.org/W2020676607","https://openalex.org/W2039573396","https://openalex.org/W2088192327","https://openalex.org/W2150694008","https://openalex.org/W2159951683","https://openalex.org/W2513853720","https://openalex.org/W2569813014","https://openalex.org/W2594104185","https://openalex.org/W2783525259","https://openalex.org/W2799448654","https://openalex.org/W2809732489","https://openalex.org/W2963481123","https://openalex.org/W2963510238","https://openalex.org/W6636972337","https://openalex.org/W6753149728"],"related_works":["https://openalex.org/W4285308918","https://openalex.org/W3031505884","https://openalex.org/W2971712727","https://openalex.org/W2096844293","https://openalex.org/W2951049725","https://openalex.org/W4387459935","https://openalex.org/W2363944576","https://openalex.org/W2908450434","https://openalex.org/W4382561696","https://openalex.org/W3015991694"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"first-ever":[5],"optimized":[6],"hardware":[7],"implementation":[8,89,97],"of":[9,15,37,48],"a":[10],"state-of-the-art":[11],"neuromorphic":[12],"approach":[13],"Histogram":[14],"Averaged":[16],"Time":[17],"Surfaces":[18],"(HATS)":[19],"algorithm":[20],"to":[21,105],"event-based":[22],"object":[23],"classification":[24],"in":[25,58],"FPGA":[26,96],"for":[27,40,86],"asynchronous":[28],"time-based":[29],"image":[30],"sensors":[31],"(ATIS).":[32],"Our":[33],"Implementation":[34],"achieves":[35],"latency":[36],"3.3":[38],"ms":[39],"the":[41,59],"N-CARS":[42],"dataset":[43],"samples":[44],"and":[45,61,83,92],"is":[46,53,75,90,98],"capable":[47],"processing":[49],"2.94":[50],"Mevts/s.":[51],"Speed-up":[52],"achieved":[54],"by":[55],"using":[56],"parallelism":[57],"design":[60],"multiple":[62],"Processing":[63],"Elements":[64],"can":[65],"be":[66],"added.":[67],"As":[68],"development":[69],"platform,":[70],"Zynq-7000":[71],"SoC":[72],"from":[73],"Xilinx":[74],"used.":[76],"The":[77,94],"tradeoff":[78],"between":[79],"Average":[80],"Absolute":[81],"Error":[82],"Resource":[84],"Utilization":[85],"fixed":[87],"precision":[88],"analyzed":[91],"presented.":[93],"proposed":[95],"~":[99],"32":[100],"\u00d7":[101],"power":[102],"efficient":[103],"compared":[104],"software":[106],"implementation.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}