{"id":"https://openalex.org/W2943724488","doi":"https://doi.org/10.1109/iscas.2019.8702157","title":"A 2.5 GHz All-Digital Multiphase DLL and Phase Shifter in 65 nm CMOS using a Scalable Phase-to-Digital Converter","display_name":"A 2.5 GHz All-Digital Multiphase DLL and Phase Shifter in 65 nm CMOS using a Scalable Phase-to-Digital Converter","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943724488","doi":"https://doi.org/10.1109/iscas.2019.8702157","mag":"2943724488"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027557514","display_name":"Nico Angeli","orcid":"https://orcid.org/0000-0002-7731-9859"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nico Angeli","raw_affiliation_strings":["Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091686367","display_name":"Oliver Bachmann","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Bachmann","raw_affiliation_strings":["Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-shift-module","display_name":"Phase shift module","score":0.7063125371932983},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6533649563789368},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5797454714775085},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5755125284194946},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5254113674163818},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.524972140789032},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5079191327095032},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5070900917053223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4531365931034088},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4356074929237366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38516438007354736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2755502462387085},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2721458077430725},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22119539976119995},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08419543504714966}],"concepts":[{"id":"https://openalex.org/C103864889","wikidata":"https://www.wikidata.org/wiki/Q4480524","display_name":"Phase shift module","level":3,"score":0.7063125371932983},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6533649563789368},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5797454714775085},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5755125284194946},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5254113674163818},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.524972140789032},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5079191327095032},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5070900917053223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4531365931034088},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4356074929237366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38516438007354736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2755502462387085},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2721458077430725},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22119539976119995},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08419543504714966},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2019.8702157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:122500","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/8702157","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1953939323","https://openalex.org/W2052293768","https://openalex.org/W2066871406","https://openalex.org/W2089739997","https://openalex.org/W2093818364","https://openalex.org/W2115257542","https://openalex.org/W2143085570","https://openalex.org/W2161139924","https://openalex.org/W2164188348","https://openalex.org/W2244217849","https://openalex.org/W2336859452","https://openalex.org/W2611116148","https://openalex.org/W2802255811","https://openalex.org/W2911341463","https://openalex.org/W3125936950","https://openalex.org/W3152162041","https://openalex.org/W4285719527","https://openalex.org/W6641045975"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2301158783","https://openalex.org/W2369998856","https://openalex.org/W2904837305","https://openalex.org/W2133120878","https://openalex.org/W1969806930","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881"],"abstract_inverted_index":{"This":[0,60],"work":[1],"presents":[2],"an":[3,71,82],"all-digital":[4,83],"multiphase":[5],"DLL":[6,114,152],"and":[7,24,74,115,133,153],"phase":[8,18,93,105,116,158],"shifter.":[9],"A":[10,34,90],"Phase-to-Digital":[11],"Converter":[12],"is":[13,100,147],"used":[14],"as":[15],"a":[16,51,65,96,104,128,138],"linear":[17,52],"detector":[19],"with":[20,55,88,95,109],"6":[21],"bit":[22,92],"resolution":[23],"up":[25],"to":[26,49,102],"76.9":[27],"MS/s":[28],"sample":[29],"rate":[30],"at":[31],"2.5":[32],"GHz.":[33],"digitally":[35],"controlled":[36],"shunt-capacitor":[37],"delay":[38,53],"element":[39],"makes":[40],"use":[41,63],"of":[42,46,64,70,124],"the":[43,62,76,151,157],"parasitic":[44],"capacitance":[45],"transmission":[47],"gates":[48],"provide":[50],"characteristic":[54],"0.82":[56],"ps":[57,149,155],"step":[58],"size.":[59],"allows":[61],"digital":[66,113],"low-pass":[67],"filter":[68],"instead":[69],"analog":[72],"one":[73],"simplifies":[75],"control":[77],"loop":[78,99],"design":[79],"resulting":[80],"in":[81,127],"circuit":[84],"that":[85],"scales":[86],"well":[87],"technology.":[89],"7":[91],"interpolator":[94],"PVT":[97],"compensation":[98],"implemented":[101],"generate":[103],"shiftable":[106],"clock":[107],"signal":[108],"fine":[110],"resolution.":[111],"The":[112,142],"shifter":[117,159],"occupy":[118],"0.0048":[119],"mm":[120],"<sup":[121],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[122],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[123],"active":[125],"area":[126],"65":[129],"nm":[130],"CMOS":[131],"process":[132],"consume":[134],"3.9":[135],"mW":[136],"from":[137],"1.2":[139,148],"V":[140],"supply.":[141],"measured":[143],"RMS":[144],"random":[145],"jitter":[146],"for":[150,156],"1.4":[154],"respectively.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}