{"id":"https://openalex.org/W2943411577","doi":"https://doi.org/10.1109/iscas.2019.8702142","title":"Application of Ring-Amplifiers for Low-Power Wide-Bandwidth Digital Subsampling ADC-PLL","display_name":"Application of Ring-Amplifiers for Low-Power Wide-Bandwidth Digital Subsampling ADC-PLL","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943411577","doi":"https://doi.org/10.1109/iscas.2019.8702142","mag":"2943411577"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017351381","display_name":"Calvin Yoji Lee","orcid":"https://orcid.org/0000-0003-3929-0079"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Calvin Yoji Lee","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086939959","display_name":"Ahmed ElShater","orcid":"https://orcid.org/0000-0003-2256-4600"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed ElShater","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023388312","display_name":"Praveen Kumar Venkatachala","orcid":"https://orcid.org/0000-0002-0761-9610"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Praveen Kumar Venkatachala","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064532270","display_name":"Hang Hu","orcid":"https://orcid.org/0000-0002-1211-9864"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hang Hu","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021863554","display_name":"Bohui Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bohui Xiao","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017351381"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02995744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7850573062896729},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.585049033164978},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.546109676361084},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5395225286483765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5128610134124756},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38813233375549316},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3234521150588989},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2381625771522522}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7850573062896729},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.585049033164978},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.546109676361084},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5395225286483765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5128610134124756},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38813233375549316},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3234521150588989},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2381625771522522}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324221","display_name":"Instituto Nacional de Pesquisas da Amaz\u00f4nia","ror":"https://ror.org/01xe86309"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1648307515","https://openalex.org/W1713446188","https://openalex.org/W1989484081","https://openalex.org/W1994184480","https://openalex.org/W2028941857","https://openalex.org/W2030871918","https://openalex.org/W2034830823","https://openalex.org/W2043250436","https://openalex.org/W2096434843","https://openalex.org/W2097406868","https://openalex.org/W2112856903","https://openalex.org/W2162926155","https://openalex.org/W2163630970","https://openalex.org/W2172587493","https://openalex.org/W2175250124","https://openalex.org/W2177833654","https://openalex.org/W2180407616","https://openalex.org/W2292416786","https://openalex.org/W2346049708","https://openalex.org/W2468148494","https://openalex.org/W2611384543","https://openalex.org/W2742050346","https://openalex.org/W2743325598","https://openalex.org/W2799571454","https://openalex.org/W2801215672","https://openalex.org/W2801699051"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W4225994594","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W2135814299"],"abstract_inverted_index":{"A":[0],"digital":[1,52],"subsampling":[2,53],"ADC-PLL":[3,18,85],"is":[4,57],"simulated":[5],"using":[6],"Verilog-A":[7],"models":[8],"with":[9],"ring-amplifier":[10,21,31,56],"designed":[11],"in":[12],"a":[13,20,60],"65nm":[14],"CMOS":[15],"process.":[16],"The":[17,30,84],"utilizes":[19,66],"to":[22,38,72],"relax":[23],"the":[24,28,50,55,75,80,97],"design":[25],"requirements":[26],"of":[27,63,79,90,96],"ADC.":[29,83],"provides":[32],"high":[33],"open":[34],"loop":[35],"gain":[36,69],"due":[37],"its":[39],"multi-stage":[40],"structure":[41],"while":[42],"dynamic":[43],"biasing":[44],"enables":[45],"fast":[46],"settling":[47],"performance.":[48],"In":[49],"proposed":[51],"ADC-PLL,":[54],"operated":[58],"at":[59],"reference":[61],"frequency":[62],"100MHz":[64],"and":[65,99],"programmable":[67],"closed-loop":[68],"from":[70],"1":[71],"100":[73],"reducing":[74],"quantization":[76,95],"noise":[77],"contribution":[78],"4-bit":[81],"flash":[82],"has":[86],"an":[87],"rms":[88],"jitter":[89],"57.5":[91],"fs":[92],"when":[93],"only":[94],"ADC":[98],"DCO":[100],"are":[101],"considered.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}