{"id":"https://openalex.org/W2943339956","doi":"https://doi.org/10.1109/iscas.2019.8702101","title":"Ultra-Low Power Hybrid TFET-MOSFET Topologies for Standard Logic Cells with Improved Comprehensive Performance","display_name":"Ultra-Low Power Hybrid TFET-MOSFET Topologies for Standard Logic Cells with Improved Comprehensive Performance","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943339956","doi":"https://doi.org/10.1109/iscas.2019.8702101","mag":"2943339956"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046729236","display_name":"Zhixuan Wang","orcid":"https://orcid.org/0000-0002-1044-214X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhixuan Wang","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080648585","display_name":"Yuan Zhong","orcid":"https://orcid.org/0000-0003-2581-4839"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Zhong","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100420510","display_name":"Cheng Chen","orcid":"https://orcid.org/0000-0001-7721-251X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cheng Chen","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003039083","display_name":"Le Ye","orcid":"https://orcid.org/0000-0003-0599-7762"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Le Ye","raw_affiliation_strings":["Peking University Information Technology Institute, Tianjin Binhai, China"],"affiliations":[{"raw_affiliation_string":"Peking University Information Technology Institute, Tianjin Binhai, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017373294","display_name":"Qianqian Huang","orcid":"https://orcid.org/0000-0002-3714-8581"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qianqian Huang","raw_affiliation_strings":["Peking University Information Technology Institute, Tianjin Binhai, China"],"affiliations":[{"raw_affiliation_string":"Peking University Information Technology Institute, Tianjin Binhai, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101296217","display_name":"Libo Yang","orcid":"https://orcid.org/0009-0001-5160-6155"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Yang","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061018931","display_name":"Yangyuan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangyuan Wang","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062886480","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0002-8146-4821"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5046729236"],"corresponding_institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":1.1923,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.79162283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7301034927368164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7195909023284912},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6927664279937744},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5720070600509644},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5635170340538025},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5376672744750977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5163847208023071},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4439700245857239},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4437426030635834},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.39954620599746704},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36012572050094604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2510264813899994},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22505348920822144},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15446168184280396},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.13197961449623108},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.11579394340515137}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7301034927368164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7195909023284912},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6927664279937744},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5720070600509644},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5635170340538025},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5376672744750977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5163847208023071},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4439700245857239},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4437426030635834},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39954620599746704},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36012572050094604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2510264813899994},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22505348920822144},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15446168184280396},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.13197961449623108},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.11579394340515137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1698338803","https://openalex.org/W1760284886","https://openalex.org/W1968007282","https://openalex.org/W2009624223","https://openalex.org/W2018292887","https://openalex.org/W2022912470","https://openalex.org/W2032197740","https://openalex.org/W2035038896","https://openalex.org/W2091703476","https://openalex.org/W2149761782","https://openalex.org/W2153982456","https://openalex.org/W2221168811","https://openalex.org/W2252914182","https://openalex.org/W2331336429","https://openalex.org/W2743095234","https://openalex.org/W2756650765","https://openalex.org/W2799558639","https://openalex.org/W6637907185","https://openalex.org/W6742221945"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2886135960","https://openalex.org/W2580743037","https://openalex.org/W2151687972","https://openalex.org/W3080559572","https://openalex.org/W2544418033"],"abstract_inverted_index":{"Tunnel":[0],"FET":[1],"(TFET)":[2],"is":[3,64],"recognized":[4],"to":[5,18,122,151],"be":[6,85],"one":[7],"of":[8,35,40,55,81,94,131,145,158],"the":[9,32,67,137],"most":[10],"promising":[11],"candidates":[12],"for":[13,99,171],"ultra-low":[14,20],"power":[15,148],"applications":[16],"due":[17],"its":[19],"off":[21],"current":[22,74],"and":[23,47,116,119,149],"high":[24],"compatibility":[25],"with":[26],"CMOS":[27],"process.":[28],"However,":[29],"different":[30],"from":[31],"typical":[33],"features":[34],"MOSFET,":[36],"some":[37],"electrical":[38],"characteristics":[39],"TFETs":[41,68],"caused":[42],"by":[43],"asymmetric":[44],"device":[45],"structure":[46],"special":[48],"conduction":[49],"mechanism":[50],"may":[51,84],"make":[52],"conventional":[53,132,159],"topologies":[54,80,98,139],"circuits":[56],"no":[57],"longer":[58],"applicable.":[59,87],"In":[60],"this":[61,90],"paper,":[62],"it":[63],"found":[65],"that":[66,130,157],"stacking":[69],"will":[70],"result":[71],"in":[72],"severe":[73],"degradation":[75],"behavior,":[76],"which":[77],"makes":[78],"traditional":[79],"logic":[82,101,134,161,166],"gates":[83],"not":[86],"To":[88],"solve":[89],"problem,":[91],"a":[92],"set":[93],"novel":[95],"hybrid":[96],"TFET-MOSFET":[97],"standard":[100,165],"cells":[102,167],"are":[103],"proposed.":[104],"The":[105,163],"proposed":[106,138,164],"designs":[107],"achieve":[108,141],"more":[109],"than":[110,129,156],"2":[111,143],"times":[112,124,153],"lower":[113,125,147,154],"hardware":[114],"cost":[115],"intrinsic":[117],"delay,":[118],"realize":[120],"up":[121,150],"4":[123],"area-power-delay":[126],"product":[127],"(APDP)":[128],"TFET-based":[133],"circuits.":[135,162],"Moreover,":[136],"can":[140],"almost":[142],"orders":[144],"magnitude":[146],"34":[152],"APDP":[155],"MOSFET-based":[160],"show":[168],"great":[169],"superiority":[170],"power-constraint":[172],"applications.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}