{"id":"https://openalex.org/W2942527230","doi":"https://doi.org/10.1109/iscas.2019.8702098","title":"An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits","display_name":"An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2942527230","doi":"https://doi.org/10.1109/iscas.2019.8702098","mag":"2942527230"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002604376","display_name":"Mousam Hossain","orcid":"https://orcid.org/0000-0002-6336-160X"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mousam Hossain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067806857","display_name":"Ashiq A. Sakib","orcid":"https://orcid.org/0000-0001-7985-2449"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashiq A. Sakib","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033170576","display_name":"Sudarshan K. Srinivasan","orcid":"https://orcid.org/0000-0001-7040-384X"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudarshan K. Srinivasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott C. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4963","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.7172045707702637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6854115724563599},{"id":"https://openalex.org/keywords/liveness","display_name":"Liveness","score":0.6368280649185181},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5707530975341797},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5524649620056152},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5181297659873962},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.45074066519737244},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.438287615776062},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4152466356754303},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35596269369125366},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3511843979358673},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3297238349914551},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10035929083824158},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09387257695198059}],"concepts":[{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.7172045707702637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6854115724563599},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.6368280649185181},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5707530975341797},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5524649620056152},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5181297659873962},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.45074066519737244},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.438287615776062},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4152466356754303},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35596269369125366},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3511843979358673},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3297238349914551},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10035929083824158},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09387257695198059},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1500359059","https://openalex.org/W1584355183","https://openalex.org/W1860410757","https://openalex.org/W1882862660","https://openalex.org/W1984867514","https://openalex.org/W2023686814","https://openalex.org/W2023972603","https://openalex.org/W2071429830","https://openalex.org/W2083950284","https://openalex.org/W2091960397","https://openalex.org/W2117299791","https://openalex.org/W2152406824","https://openalex.org/W2484558615","https://openalex.org/W2757805931","https://openalex.org/W2912545439","https://openalex.org/W2962731607","https://openalex.org/W4299556571","https://openalex.org/W6629973023"],"related_works":["https://openalex.org/W2122355433","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2152752131","https://openalex.org/W2162615969","https://openalex.org/W2550448639","https://openalex.org/W2391979747","https://openalex.org/W2534958226","https://openalex.org/W2981877881","https://openalex.org/W2088632015"],"abstract_inverted_index":{"Sleep":[0],"Convention":[1,36],"Logic":[2,37],"(SCL)":[3],"is":[4,23,82],"an":[5],"emerging":[6],"ultra-low":[7],"power":[8],"Quasi-Delay":[9],"Insensitive":[10],"(QDI)":[11],"asynchronous":[12],"design":[13],"paradigm":[14],"with":[15],"enormous":[16],"potential":[17],"for":[18,50,62],"industrial":[19],"applications.":[20],"Design":[21],"validation":[22],"a":[24,57],"critical":[25],"concern":[26],"before":[27],"commercialization.":[28],"Unlike":[29],"other":[30],"QDI":[31],"paradigms,":[32],"such":[33],"as":[34,64,66],"NULL":[35],"(NCL)":[38],"and":[39,78,88],"Pre-Charge":[40],"Half":[41],"Buffers":[42],"(PCHB),":[43],"there":[44],"exists":[45],"no":[46],"formal":[47,59],"verification":[48,60],"methods":[49],"SCL.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55],"propose":[56],"unified":[58],"scheme":[61],"combinational":[63],"well":[65],"sequential":[67],"SCL":[68],"circuits,":[69],"based":[70],"on":[71],"equivalence":[72],"checking,":[73],"which":[74],"verifies":[75],"both":[76],"safety":[77],"liveness.":[79],"The":[80],"method":[81],"demonstrated":[83],"using":[84],"several":[85],"multipliers,":[86],"MACs,":[87],"ISCAS":[89],"benchmarks.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}