{"id":"https://openalex.org/W2943768233","doi":"https://doi.org/10.1109/iscas.2019.8702068","title":"PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital Circuit Design","display_name":"PVT Variations Aware Robust Transistor Sizing for Power-Delay Optimal CMOS Digital Circuit Design","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2943768233","doi":"https://doi.org/10.1109/iscas.2019.8702068","mag":"2943768233"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2019.8702068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007977932","display_name":"Prateek Gupta","orcid":"https://orcid.org/0000-0003-0521-8124"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Prateek Gupta","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071247329","display_name":"Shirisha Gourishetty","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shirisha Gourishetty","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052056979","display_name":"Harshini Mandadapu","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshini Mandadapu","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded Systems Technology (CVEST), International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007977932"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.9651,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75900565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6908942461013794},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6486684679985046},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5901007056236267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5727486610412598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5685725212097168},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4526136517524719},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4463726282119751},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4054167866706848},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22125357389450073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20279031991958618},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1296887993812561},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05874502658843994}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6908942461013794},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6486684679985046},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5901007056236267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5727486610412598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5685725212097168},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4526136517524719},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4463726282119751},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4054167866706848},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22125357389450073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20279031991958618},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1296887993812561},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05874502658843994},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2019.8702068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2019.8702068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W604474622","https://openalex.org/W1829868563","https://openalex.org/W1968204888","https://openalex.org/W1982147649","https://openalex.org/W1982303956","https://openalex.org/W2062395401","https://openalex.org/W2106351878","https://openalex.org/W2109364787","https://openalex.org/W2165523058","https://openalex.org/W2170918065","https://openalex.org/W2287814884","https://openalex.org/W2486399482","https://openalex.org/W2889519315","https://openalex.org/W2942215740","https://openalex.org/W6696126189","https://openalex.org/W6729339321"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2109445684","https://openalex.org/W2070694218","https://openalex.org/W2532822217"],"abstract_inverted_index":{"Enormous":[0],"increase":[1],"in":[2,52,58,107,137],"process":[3,40],"variations":[4,17,43],"(due":[5],"to":[6,90,143,163,170],"progressive":[7],"CMOS":[8,84,118],"technology":[9,132],"scaling)":[10],"along-with":[11],"the":[12,21,32,36,92,99,104,148],"temperature":[13,153],"and":[14,41,109,155,168],"supply":[15,156],"voltage":[16,157],"are":[18,29,114],"severely":[19],"degrading":[20,98],"fabrication":[22],"outcome":[23],"of":[24,35],"digital":[25,85],"circuits":[26,28],"i.e.":[27,94],"not":[30],"accomplishing":[31],"specification":[33],"bounds":[34],"required":[37],"performances.":[38],"Therefore,":[39],"operating":[42,100],"aware":[44],"optimization":[45,67,75],"has":[46,158],"become":[47],"a":[48,59],"very":[49],"essential":[50],"task":[51],"VLSI":[53],"design.":[54,177],"Moreover,":[55],"many":[56],"specifications":[57],"circuit":[60],"have":[61],"challenging":[62],"trade-offs,":[63],"hence":[64],"demand":[65],"effective":[66],"skills.":[68],"With":[69],"this":[70,72],"vision,":[71],"paper":[73],"presents":[74],"algorithm":[76],"based":[77],"robust":[78],"transistor":[79],"sizing":[80],"for":[81,116,129],"various":[82],"nanoscale":[83],"circuits.":[86],"The":[87,111,134,152],"objective":[88],"is":[89,126,141],"minimize":[91],"static":[93],"leakage":[95,138],"power":[96,139],"without":[97],"frequency":[101],"(i.e.":[102],"keeping":[103,145],"propagation":[105],"delays":[106],"bound)":[108],"area.":[110],"reported":[112],"results":[113],"shown":[115],"32nm":[117],"Metal":[119],"gate":[120],"High-k":[121],"model":[122],"parameters,":[123],"however":[124],"methodology":[125],"equally":[127],"valid":[128],"further":[130],"scaled":[131],"nodes.":[133],"Overall":[135],"reduction":[136],"obtained":[140],"up":[142],"88%":[144],"bound":[146],"on":[147],"critical":[149],"path":[150],"delay.":[151],"range":[154],"been":[159],"taken":[160],"between":[161],"-55\u00b0C":[162],"+125\u00b0C":[164],"(for":[165],"automotive":[166],"applications)":[167],"0.90V":[169],"1.10V":[171],"(\u00b110%":[172],"variations)":[173],"respectively":[174],"at":[175],"3-sigma":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}