{"id":"https://openalex.org/W2802742299","doi":"https://doi.org/10.1109/iscas.2018.8351886","title":"Design of Real-Time FPGA-based Embedded System for Stereo Vision","display_name":"Design of Real-Time FPGA-based Embedded System for Stereo Vision","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2802742299","doi":"https://doi.org/10.1109/iscas.2018.8351886","mag":"2802742299"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefania Perri","raw_affiliation_strings":["Dept. of Mechanical, Energy and Management Engineering, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Mechanical, Energy and Management Engineering, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Frustaci","raw_affiliation_strings":["Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035230230","display_name":"Fanny Spagnolo","orcid":"https://orcid.org/0000-0002-2197-4563"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fanny Spagnolo","raw_affiliation_strings":["Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pasquale Corsonello","raw_affiliation_strings":["Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics, Modeling, Electronics, and Systems Engineering, University of Calabria, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7762628793716431},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7726050615310669},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6008646488189697},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5795379877090454},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5256698727607727},{"id":"https://openalex.org/keywords/stereopsis","display_name":"Stereopsis","score":0.5003049373626709},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4893268942832947},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4865471422672272},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4832637906074524},{"id":"https://openalex.org/keywords/image-rectification","display_name":"Image rectification","score":0.4633615016937256},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4103759527206421},{"id":"https://openalex.org/keywords/rectification","display_name":"Rectification","score":0.35750311613082886},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.33845412731170654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09482547640800476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09191641211509705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7762628793716431},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7726050615310669},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6008646488189697},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5795379877090454},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5256698727607727},{"id":"https://openalex.org/C68537008","wikidata":"https://www.wikidata.org/wiki/Q247932","display_name":"Stereopsis","level":2,"score":0.5003049373626709},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4893268942832947},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4865471422672272},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4832637906074524},{"id":"https://openalex.org/C171614847","wikidata":"https://www.wikidata.org/wiki/Q1262415","display_name":"Image rectification","level":4,"score":0.4633615016937256},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4103759527206421},{"id":"https://openalex.org/C50942859","wikidata":"https://www.wikidata.org/wiki/Q4967193","display_name":"Rectification","level":3,"score":0.35750311613082886},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.33845412731170654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09482547640800476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09191641211509705},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1963977864","https://openalex.org/W1992287313","https://openalex.org/W2012540029","https://openalex.org/W2023878420","https://openalex.org/W2028310195","https://openalex.org/W2173709346","https://openalex.org/W2337792246","https://openalex.org/W2521840618","https://openalex.org/W6653626143"],"related_works":["https://openalex.org/W2372715484","https://openalex.org/W2755641224","https://openalex.org/W2375893148","https://openalex.org/W139502281","https://openalex.org/W2392564394","https://openalex.org/W2069867538","https://openalex.org/W2036165812","https://openalex.org/W2348028808","https://openalex.org/W2630526526","https://openalex.org/W2021845495"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"novel":[4],"heterogeneous":[5],"SoC":[6],"FPGA-based":[7],"embedded":[8],"system":[9,82],"for":[10],"stereo":[11],"vision.":[12],"Two":[13],"complete":[14],"implementations":[15],"are":[16,36],"presented":[17],"and":[18,31,67,90],"characterized.":[19],"In":[20],"both":[21],"designs":[22],"the":[23,28,32,39,58,80],"auxiliary":[24],"computations,":[25],"such":[26],"as":[27],"image":[29],"rectification":[30],"disparity":[33,46],"map":[34],"refinement,":[35],"performed":[37],"by":[38,57],"custom":[40],"hardware":[41,78],"module":[42],"purpose-designed":[43],"to":[44,64],"compute":[45],"maps,":[47],"thus":[48],"achieving":[49],"very":[50],"high":[51],"speeds.":[52],"The":[53],"software":[54],"routine":[55],"run":[56],"on-chip":[59],"general-purpose":[60],"processor":[61],"is":[62],"used":[63],"control":[65],"configuration":[66],"communication.":[68],"Obtained":[69],"results":[70],"show":[71],"that,":[72],"in":[73],"comparison":[74],"with":[75],"several":[76],"existing":[77],"designs,":[79],"proposed":[81],"reaches":[83],"higher":[84,91],"performances,":[85],"competitive":[86],"accuracies,":[87],"lower":[88],"complexity":[89],"flexibility.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}