{"id":"https://openalex.org/W2800089497","doi":"https://doi.org/10.1109/iscas.2018.8351884","title":"Open Source Hardware and EDA Tools for Analog/Mixed-Signal Design and Prototyping","display_name":"Open Source Hardware and EDA Tools for Analog/Mixed-Signal Design and Prototyping","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800089497","doi":"https://doi.org/10.1109/iscas.2018.8351884","mag":"2800089497"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.sorbonne-universite.fr/hal-01843031","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102359582","display_name":"Naohiko Shimizu","orcid":null},"institutions":[{"id":"https://openalex.org/I1314466530","display_name":"Tokai University","ror":"https://ror.org/01p7qe739","country_code":"JP","type":"education","lineage":["https://openalex.org/I1314466530"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naohiko Shimizu","raw_affiliation_strings":["Department of Embedded Technology, Tokai University, Tokyo, Japan","Tokai University, Department of Embedded Technology, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Embedded Technology, Tokai University, Tokyo, Japan","institution_ids":["https://openalex.org/I1314466530"]},{"raw_affiliation_string":"Tokai University, Department of Embedded Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I1314466530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086538123","display_name":"Junichi Akita","orcid":"https://orcid.org/0009-0002-0558-4570"},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junichi Akita","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Kanazawa University, Kanazawa, Japan","Institute of Science and Engineering, Faculty of Electrical and Computer Engineering, Kanazawa University, Interface Device Laboratory, Kanazawa,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Institute of Science and Engineering, Faculty of Electrical and Computer Engineering, Kanazawa University, Interface Device Laboratory, Kanazawa,Japan","institution_ids":["https://openalex.org/I10091056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020645353","display_name":"Marie\u2010Minerve Lou\u00ebrat","orcid":"https://orcid.org/0000-0001-9669-1085"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Minerve Louerat","raw_affiliation_strings":["CNRS, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091734149","display_name":"Haralampos\u2010G. Stratigopoulos","orcid":"https://orcid.org/0000-0002-9943-5607"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Haralampos-G. Stratigopoulos","raw_affiliation_strings":["CNRS, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034452195","display_name":"Jean-Paul Chaput","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Paul Chaput","raw_affiliation_strings":["CNRS, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["CNRS, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6609,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59715086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7079367637634277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6909942030906677},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6245445013046265},{"id":"https://openalex.org/keywords/open-source-hardware","display_name":"Open source hardware","score":0.5612979531288147},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5540452003479004},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5311326384544373},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.5267172455787659},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.49732163548469543},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4952346384525299},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4948830008506775},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.47445163130760193},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4616365134716034},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22381183505058289},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2231232225894928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18178489804267883},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12782791256904602}],"concepts":[{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7079367637634277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6909942030906677},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6245445013046265},{"id":"https://openalex.org/C548595372","wikidata":"https://www.wikidata.org/wiki/Q159172","display_name":"Open source hardware","level":4,"score":0.5612979531288147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5540452003479004},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5311326384544373},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.5267172455787659},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.49732163548469543},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4952346384525299},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4948830008506775},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47445163130760193},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4616365134716034},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22381183505058289},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2231232225894928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18178489804267883},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12782791256904602},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2018.8351884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01843031v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01843031","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, Florence, Italy. ⟨10.1109/ISCAS.2018.8351884⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01843031v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01843031","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, Florence, Italy. ⟨10.1109/ISCAS.2018.8351884⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W84765714","https://openalex.org/W288869984","https://openalex.org/W1530839497","https://openalex.org/W1563008415","https://openalex.org/W2028682231","https://openalex.org/W2051208443","https://openalex.org/W2098280085","https://openalex.org/W2152406824","https://openalex.org/W2343850787","https://openalex.org/W2734663060","https://openalex.org/W2753231507","https://openalex.org/W2782226720","https://openalex.org/W2792388980","https://openalex.org/W3043074253","https://openalex.org/W3125714249","https://openalex.org/W4250254140","https://openalex.org/W4392476495","https://openalex.org/W6741445192"],"related_works":["https://openalex.org/W4298123071","https://openalex.org/W4242383160","https://openalex.org/W2154989823","https://openalex.org/W1802683400","https://openalex.org/W3205162826","https://openalex.org/W2295569708","https://openalex.org/W2042338187","https://openalex.org/W4321510758","https://openalex.org/W4242619554","https://openalex.org/W1964437486"],"abstract_inverted_index":{"The":[0],"paper":[1],"aims":[2],"at":[3],"stimulating":[4],"a":[5,40],"discussion":[6],"on":[7],"the":[8,25,32],"prospect":[9],"and":[10,19,27,35,51,54,57],"potentiality":[11],"of":[12,43,46],"open":[13,20],"source":[14,21],"electronic":[15],"design":[16,56],"automation":[17],"tools":[18],"hardware.":[22],"We":[23],"discuss":[24],"benefits":[26],"motivation,":[28],"as":[29,31,45],"well":[30],"expected":[33],"difficulties":[34],"shortcomings.":[36],"Finally,":[37],"we":[38],"provide":[39],"representative":[41],"list":[42],"efforts":[44],"today":[47],"specifically":[48],"for":[49],"analog":[50],"mixed-signal":[52],"circuits":[53],"systems":[55],"prototyping.":[58]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}