{"id":"https://openalex.org/W2801842195","doi":"https://doi.org/10.1109/iscas.2018.8351734","title":"Mixed-signal test automation: Are we there yet?","display_name":"Mixed-signal test automation: Are we there yet?","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801842195","doi":"https://doi.org/10.1109/iscas.2018.8351734","mag":"2801842195"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-01989162/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006780064","display_name":"Gildas L\u00e9ger","orcid":"https://orcid.org/0000-0002-2310-7906"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gildas Leger","raw_affiliation_strings":["Instituto de Microlectr\u00f3nica de Sevilla, CSIC-Universidad de Sevilla, Sevilla, Spain","IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microlectr\u00f3nica de Sevilla, CSIC-Universidad de Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]},{"raw_affiliation_string":"IMSE-CNM - Instituto de Microelectr\u00f3nica de Sevilla (Seville Institute of Microelectronics \r\nEdificio CICA, Avda Reina Mercedes s/n 41012 Sevilla - Spain)","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085204712","display_name":"Manuel J. Barrag\u00e1n","orcid":"https://orcid.org/0000-0003-0187-604X"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Manuel J. Barragan","raw_affiliation_strings":["CNRS, Grenoble INP Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Grenoble INP Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2203,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.32648295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.7494267225265503},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6736012697219849},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6657816171646118},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6149063110351562},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5668349862098694},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5466166734695435},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49991583824157715},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4515794515609741},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4329444468021393},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4218832552433014},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4179675579071045},{"id":"https://openalex.org/keywords/test-harness","display_name":"Test harness","score":0.41346514225006104},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.41161197423934937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37353745102882385},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3409329354763031},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33674800395965576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25295203924179077},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19580227136611938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15381810069084167},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13036367297172546}],"concepts":[{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.7494267225265503},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6736012697219849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6657816171646118},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6149063110351562},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5668349862098694},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5466166734695435},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49991583824157715},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4515794515609741},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4329444468021393},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4218832552433014},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4179675579071045},{"id":"https://openalex.org/C109852812","wikidata":"https://www.wikidata.org/wiki/Q2406355","display_name":"Test harness","level":5,"score":0.41346514225006104},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.41161197423934937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37353745102882385},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3409329354763031},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33674800395965576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25295203924179077},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19580227136611938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15381810069084167},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13036367297172546},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2018.8351734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01989162v1","is_oa":true,"landing_page_url":"https://hal.science/hal-01989162","pdf_url":"https://hal.science/hal-01989162/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits & Systems (ISCAS'2018), May 2018, Florence, Italy. ⟨10.1109/ISCAS.2018.8351734⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01989162v1","is_oa":true,"landing_page_url":"https://hal.science/hal-01989162","pdf_url":"https://hal.science/hal-01989162/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits & Systems (ISCAS'2018), May 2018, Florence, Italy. ⟨10.1109/ISCAS.2018.8351734⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322892","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2801842195.pdf","grobid_xml":"https://content.openalex.org/works/W2801842195.grobid-xml"},"referenced_works_count":54,"referenced_works":["https://openalex.org/W1966516525","https://openalex.org/W1970655797","https://openalex.org/W1977771380","https://openalex.org/W1980260079","https://openalex.org/W1981323949","https://openalex.org/W1998752433","https://openalex.org/W2016698587","https://openalex.org/W2024566246","https://openalex.org/W2029031605","https://openalex.org/W2043199570","https://openalex.org/W2044562927","https://openalex.org/W2052114799","https://openalex.org/W2053903311","https://openalex.org/W2074014702","https://openalex.org/W2075890078","https://openalex.org/W2088797164","https://openalex.org/W2098112833","https://openalex.org/W2100937608","https://openalex.org/W2102201073","https://openalex.org/W2104047485","https://openalex.org/W2106646092","https://openalex.org/W2107724758","https://openalex.org/W2108636921","https://openalex.org/W2116080338","https://openalex.org/W2119919209","https://openalex.org/W2120589080","https://openalex.org/W2127145135","https://openalex.org/W2129905273","https://openalex.org/W2130282462","https://openalex.org/W2136081346","https://openalex.org/W2136491990","https://openalex.org/W2136522087","https://openalex.org/W2147018104","https://openalex.org/W2154053567","https://openalex.org/W2156213538","https://openalex.org/W2161832017","https://openalex.org/W2167896761","https://openalex.org/W2186305972","https://openalex.org/W2192336140","https://openalex.org/W2344314226","https://openalex.org/W2344478748","https://openalex.org/W2365984593","https://openalex.org/W2409463488","https://openalex.org/W2461024140","https://openalex.org/W2532291985","https://openalex.org/W2567975304","https://openalex.org/W2571767508","https://openalex.org/W2614720667","https://openalex.org/W2734838165","https://openalex.org/W2742498326","https://openalex.org/W4233014035","https://openalex.org/W4255749836","https://openalex.org/W4293281793","https://openalex.org/W6680305249"],"related_works":["https://openalex.org/W1901574727","https://openalex.org/W1846623049","https://openalex.org/W2135509339","https://openalex.org/W4298123071","https://openalex.org/W2035101737","https://openalex.org/W1849410037","https://openalex.org/W569179405","https://openalex.org/W1901848760","https://openalex.org/W2147058628","https://openalex.org/W2128579103"],"abstract_inverted_index":{"Testing":[0],"analog,":[1],"mixed-signal":[2],"and":[3,20,72,124,136],"RF":[4],"(AMS-RF)":[5],"circuits":[6,103],"represents":[7],"a":[8,87,109,133],"significant":[9],"cost":[10],"component":[11],"for":[12,33,50,101],"testing":[13],"complex":[14],"SoCs.":[15],"Moreover,":[16],"AMS-RF":[17,102],"test":[18,41,48,61,68],"generation":[19],"validation":[21],"are":[22,75],"still":[23],"largely":[24],"handcrafted":[25],"tasks":[26],"that":[27,104],"rely":[28],"on":[29,90],"expert":[30],"design":[31],"knowledge":[32],"each":[34],"particular":[35],"Device":[36],"Under":[37],"Test":[38],"(DUT).":[39],"Mixed-signal":[40],"automation":[42],"has":[43,98],"been":[44,99],"sought":[45],"by":[46],"the":[47,51,57,65,84,92,106],"community":[49],"last":[52,85],"decades,":[53],"trying":[54],"to":[55,108,126,139],"mimic":[56],"success":[58],"of":[59,94,112],"digital":[60,66],"approaches.":[62],"Indeed,":[63],"in":[64,121],"domain,":[67],"is":[69],"vastly":[70],"automated":[71],"standard":[73],"techniques":[74],"already":[76],"available":[77],"(ATPGs,":[78],"BIST,":[79],"scan":[80],"registers,":[81],"etc.).":[82],"In":[83,114],"decade,":[86],"methodology":[88,135],"based":[89],"leveraging":[91],"power":[93],"machine":[95],"learning":[96],"algorithms":[97],"proposed":[100],"opens":[105],"door":[107],"higher":[110],"level":[111],"automation.":[113],"this":[115,122],"paper":[116],"we":[117],"review":[118],"recent":[119],"results":[120],"line":[123],"try":[125],"put":[127],"together":[128],"what":[129,137],"could":[130],"be":[131,140],"such":[132],"complete":[134],"remains":[138],"done.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}