{"id":"https://openalex.org/W2799365267","doi":"https://doi.org/10.1109/iscas.2018.8351681","title":"Design and Data Management for Magnetic Racetrack Memory","display_name":"Design and Data Management for Magnetic Racetrack Memory","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2799365267","doi":"https://doi.org/10.1109/iscas.2018.8351681","mag":"2799365267"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8351681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020899381","display_name":"Bing Li","orcid":"https://orcid.org/0000-0002-7246-9794"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bing Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100322088","display_name":"Fan Chen","orcid":"https://orcid.org/0000-0002-5986-1708"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fan Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100381646","display_name":"Wang Kang","orcid":"https://orcid.org/0000-0002-3169-6034"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Kang","raw_affiliation_strings":["Department of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066473925","display_name":"Weisheng Zhao","orcid":"https://orcid.org/0000-0001-8088-0404"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weisheng Zhao","raw_affiliation_strings":["Department of Electronic and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5020899381"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45678791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.8811335563659668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6652816534042358},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.657854437828064},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5789610743522644},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5781132578849792},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5428190231323242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5167055130004883},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48712730407714844},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48314398527145386},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4733719229698181},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45272329449653625},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4187266230583191},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.41748228669166565},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.39239048957824707},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3458659052848816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3377687931060791},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3356449007987976}],"concepts":[{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.8811335563659668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6652816534042358},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.657854437828064},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5789610743522644},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5781132578849792},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5428190231323242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5167055130004883},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48712730407714844},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48314398527145386},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4733719229698181},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45272329449653625},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4187266230583191},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.41748228669166565},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.39239048957824707},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3458659052848816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3377687931060791},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3356449007987976}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8351681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8351681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1981443800","https://openalex.org/W1992775315","https://openalex.org/W2004823737","https://openalex.org/W2005242923","https://openalex.org/W2038561289","https://openalex.org/W2048266589","https://openalex.org/W2055888907","https://openalex.org/W2078760460","https://openalex.org/W2108048675","https://openalex.org/W2136800915","https://openalex.org/W2146715387","https://openalex.org/W2153826642","https://openalex.org/W2299560900","https://openalex.org/W2332575196","https://openalex.org/W2340076492","https://openalex.org/W2513682997","https://openalex.org/W2594615158","https://openalex.org/W2607080517","https://openalex.org/W2790998277","https://openalex.org/W4250472646","https://openalex.org/W6680320015"],"related_works":["https://openalex.org/W1974211070","https://openalex.org/W2971784102","https://openalex.org/W2807409404","https://openalex.org/W2903040985","https://openalex.org/W2078720616","https://openalex.org/W2047684617","https://openalex.org/W2799365267","https://openalex.org/W2127160329","https://openalex.org/W2183575955","https://openalex.org/W2378551620"],"abstract_inverted_index":{"Benefiting":[0],"from":[1,34],"its":[2],"ultra-high":[3],"storage":[4],"density,":[5],"high":[6],"energy":[7,76],"efficiency,":[8],"and":[9,62,75],"non-volatility,":[10],"racetrack":[11,27,48,65],"memory":[12,49,66,81],"demonstrates":[13],"great":[14],"potential":[15],"in":[16],"replacing":[17],"conventional":[18],"SRAM":[19],"as":[20,50],"large":[21],"on-chip":[22,51],"memory.":[23],"Integrating":[24],"the":[25],"tape-like":[26],"memory,":[28],"however,":[29],"faces":[30],"unique":[31],"design":[32,45,61],"challenges":[33],"cell":[35],"structure":[36],"to":[37,79],"architecture":[38],"design.":[39],"This":[40],"paper":[41],"reviews":[42],"some":[43],"cross-layer":[44],"methodologies":[46],"for":[47],"cache":[52],"hierarchy.":[53],"Research":[54],"studies":[55],"show":[56],"that":[57],"with":[58],"proper":[59],"architectural":[60],"data":[63],"management,":[64],"can":[67],"achieve":[68],"significant":[69],"area":[70],"reduction,":[71],"system":[72],"performance":[73],"enhancement,":[74],"saving":[77],"compared":[78],"state-of-the-art":[80],"technologies.":[82]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}